

Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

COURSE FILE

ON

e-CAD Lab

Course Code - EC605PC

III B.Tech II-SEMESTER

A.Y.: 2022-2023

Prepared by

Mrs. S. ALEKHYA

Assistant Professor

Head of the Department Electronics and Communication Engg. Dept SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), lbrahimpatnam(M), R.R.Dist-501 510



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Name of the Physical	
laboratory:	e-CAD LAB
Room No	C002
Name of the lab incharge	S.ALEKHYA
Name of the faculty incharge	S.ALEKHYA

Index of Course File

S. No.	Name of the content
1	Institute vision and mission
2	Department vision and mission
3	Programme outcomes
4	Course Syllabus with Structure
5	Course Outcomes (CO) and CO-PO-PSO mapping
6	List of experiments and their CO, PO mapping
7	Time table
8	Model Practical End examination questions
9	Schedule of end practical examinations
10	List of examiners
11	Lab occupancy chart
12	Dos and Don'ts
13	Physical lab floor plan with area in Sq.m
14	Lab manual
15	Lab attainments



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

INSTITUTE VISION AND MISSION

Vision:

To become a premier institute of academic excellence by providing the world class education that transforms individuals into high intellectuals, by evolving them as empathetic and responsible citizens through continuous improvement.

Mission:

IM1: To offer outcome-based education and enhancement of technical and practical skills.

IM2: To Continuous assess of teaching-learning process through institute-industry collaboration.

IM3: To be a centre of excellence for innovative and emerging fields in technology development with state-of-art facilities to faculty and students' fraternity.

IM4: To Create an enterprising environment to ensure culture, ethics and social responsibility among the stakeholders.

Head of the Department Electronics and Communication Engg. Dept SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), ibrahimpatnam(M), R.R.Dist-501 510



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

DEPARTMENT VISION AND MISSION

Vision:

To become a recognized center in the field of Electronics and Communication Engineering by producing creative engineers with social responsibility and address ever-changing global challenges.

Mission:

DM1: To facilitate an academic environment that enables student's centric learning.

DM2: To provide state-of-the-art hardware and software technologies to meet industry requirements.

DM3: To continuously update the Academic and Research infrastructure.

DM4: To Conduct Technical Development Programs for overall professional caliber of Stake Holders.

Head of the Department Electronics and Communication Engg. Dept SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), Ibrahimpatnam(M), R.R.Dist-501 510



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

PROGRAM EDUCATIONAL OBJECTIVES

Program Educational objectives are to Promote:

PEO1: Graduates with a strong foundation in Electronics and Communication Engineering, Science and Technology to become successful in the chosen professional career.

PEO2: Graduates with ability to execute innovative ideas for Research and Development with continuous learning.

PEO3: Graduates inculcated with industry based soft-skills to enable employability.

PEO4: Graduates demonstrate with ability to work in interdisciplinary teams and ethical professional behavior.

PROGRAM SPECIFIC OUTCOMES

PSO 1: Design Skills: Design, analysis and development a economical system in the area of Embedded system & VLSI design.

PSO 2: Software Usage: Ability to investigate and solve the engineering problems using MATLAB, Keil and Xilinx.

Head of the Department Electronics and Communication Engg. Dept SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), ibrahimpatnam(M), R.R.Dist-501 510



Recognized Under 2(f) of UGC Act 1956
Approved by AICTE, New Delhi
Affiliated to JNTUH, Hyderabad.

PROGRAM OUTCOMES

- 1. **ENGINEERING KNOWLEDGE**: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- 2. **PROBLEM ANALYSIS**: Identify, formulate, research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- 3. **DESIGN/DEVELOPMENT OF SOLUTIONS**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- 4. **CONDUCT INVESTIGATIONS OF COMPLEX PROBLEMS**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- 5. **MODERN TOOL USAGE**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
- 6. **THE ENGINEER AND SOCIETY**: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- 7. **ENVIRONMENT AND SUSTAINABILITY**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- 8. **ETHICS**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- 9. **INDIVIDUAL AND TEAM WORK**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- 10. **COMMUNICATION**: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, give and receive clear instructions.
- 11. **PROJECT MANAGEMENT AND FINANCE**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- 12. **LIFE-LONG LEARNING**: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

https://siiet.ac.in



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)

Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510

Website: https://siiet.ac.in/

Course Syllabus with Structure

R18 B.Tech. ECE Syllabus

JNTU HYDERABAD

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech. IN ELECTRONICS AND COMMUNICATION ENGINEERING COURSE STRUCTURE & SYLLABUS (R18)

Applicable From 2018-19 Admitted Batch

III YEAR I SEMESTER

S. No.	Course Code	Course Title	L	Т	P	Credit s
1	EC501PC	Microprocessors & Microcontrollers	3	1	0	4
2	EC502PC	Data Communications and Networks	3	1	0	4
3	EC503PC	Control Systems	3	1	0	4
4	SM504MS	Business Economics & Financial Analysis	3	0	0	3
5		Professional Elective - I	3	0	0	3
6	EC505PC	Microprocessors & Microcontrollers Lab	0	0	3	1.5
7	EC506PC	Data Communications and Networks Lab	0	0	3	1.5
8	EN508HS	Advanced Communication Skills Lab	0	0	2	1
9	*MC510	Intellectual Property Rights	3	0	0	0
		Total Credits	18	3	8	22

III YEAR II SEMESTER

S. No.	Course Code	Course	L	T	P	Credit
		Title				S
1	EC601PC	Antennas and Propagation	3	1	0	4
2	EC602PC	Digital Signal Processing	3	1	0	4
3	EC603PC	VLSI Design	3	1	0	4
4		Professional Elective - II	3	0	0	3
5		Open Elective - I	3	0	0	3
6	EC604PC	Digital Signal Processing Lab	0	0	3	1.5
<mark>7</mark>	EC605PC	e – CAD Lab	0	0	3	1.5
8	EC606PC	Scripting Languages Lab	0	0	2	1
9	*MC609	Environmental Science	3	0	0	0
		Total Credits	18	3	8	22

EC605PC: e- CADLAB

B.Tech. III Year II Semester

L T P C

0 0 3 1.5

Note: Any **SIX of** the following experiments from each part are to be conducted (Total 12)

Part -I

All the following experiments have to be implemented using HDL

- 1. Realize all the logic gates
- 2. Design of 8-to-3encoder(without and with priority)and2-to-4decoder
- 3. Design of 8-to-1multiplexer and 1-to-8demultiplexer
- 4. Design of 4bit binary to gray code converter
- 5. Designof4bitcomparator
- 6. Design of Full adder using3modelingstyles
- 7. Design of flip flops :SR,D,JK,T
- 8. Designof4-bitbinary,BCDcounters(synchronous/asynchronousreset)oranysequencecounter
- 9. Finite State Machine Design

Part-II

Layout, physical verification, placement & route for complex design, static timing analysis, IR drop analysis and cross talk analysis for the following:

- 1. Basic logic gates
- 2. CMOS inverter
- 3. CMOS NOR/NAND gates
- 4. CMOS XOR and MUX gates
- 5. Static/Dynamic logic circuit(register cell)
- 6. Latch
- 7. Pass transistor
- 8. Layout of any combinational circuit (complex CMOS logic gate).

OF ADDITION OF THE PROPERTY OF

SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY

Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510
Website: https://siiet.ac.in/

CO, PO, PSO'S MAPPING

A.Y: 2022-23 SEMESTER: II CLASS: III ECE-A

Course Outcomes After completing this course, the student will be able to:

- C327.1: To learn the HDL programming language. (Knowledge)
- C327.2: To learn the simulation of basic gates using the HDL programming language. (Application)
- C327.3: To learn the simulation of combinational circuits using programming language. (Application)
- C327.4: To learn the simulation of sequential circuits using programming language. (Application)
- C327.5: To learn the synthesis and layouts of analog and digital CMOS circuits. (Synthesis)
- C327.6: To develop an ability to simulate and synthesize various digital circuits. (Synthesis)

Mapping of course outcomes with program outcomes:

High -3 Medium -2 Low-1

PO/	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
CO														
C327.1	3	3	3	3	3	-	-	-	2	2	2	3	3	3
C327.2	3	3	3	3	3	-	-	-	2	2	2	3	3	3
C416.3	3	3	3	3	3	-	-	-	2	2	2	3	3	3
C327.4	3	3	3	3	3	-	-	-	2	2	2	3	3	3
C327.5	3	3	3	3	3	-	-	-	2	2	2	3	3	3
C327.6	3	3	3	3	3	-	-	-	2	2	2	3	3	3
C327	3	3	3	3	3	-	-	-	2	2	2	3	3	3



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510
Website: https://siiet.ac.in/

LIST OF EXPERIMENTS AND THEIR CO, PO, PSO MAPPING

S.No	Name of The Experiment	CO	PO	PSO
1	HDL code to realize all the logic gates.	2	12,3,4,5,9,10,11,12	1,2
2	Design of 2-to-4 decoder	3	12,3,4,5,9,10,11,12	1,2
3	Design of 8-to-3 encoder (without and with priority)	3	12,3,4,5,9,10,11,12	1,2
4	Design of 8-to-1 multiplexer and 1-to-8 de multiplexer	3	12,3,4,5,9,10,11,12	1,2
5	Design of 4 bit binary to gray code converter	3	12,3,4,5,9,10,11,12	1,2
6	Design of 4 bit comparator	3	12,3,4,5,9,10,11,12	1,2
7	Layout Design of Basic logic gates	2	12,3,4,5, 9,10,11,12	1,2
8	CMOS inverter	5	12,3,4,5,9,10,11,12	1,2
9	CMOS NOR gates	5	12,3,4,5,9,10,11,12	1,2
10	CMOS XOR and MUX gates	5	12,3,4,5,9,10,11,12	1,2
11	Complex CMOS Logic Gates	6	12,3,4,5,9,10,11,12	1,2
12	CMOS NAND gates	6	12,3,4,5,9,10,11,12	1,2



SRI INDU INSTITUTE OF ENGINEERING AIND TECHNOLOGI UGC Autonomous, Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUII, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501 510 https://siiet.ac.in/

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Class Timetable

	SS: III-B.Tech	ECE-A	A.	Y:2022-23		SEMESTER: II	1	H: C-201	
TIME/ DAY	I 9:40-10:30	II 10:30 -11:20	III IV 11:20-12:10 12:10-1:00		1:00-	V	VI	VII	
MON	A&P		OSP LAB / e-CA		1.50	1:30-2:20	2:20-3:10	3:10-4:00	
TUE	IM	DSP	FAI	COMPLETE STATE		VLSID	ESD	LIB	
WED	ESD			ESD	L	DSP(T)/VLSID(T)	A&P	SPORTS	
-		IM	A&P	A&P(T)/DSP(T)	U	FAI	DSP	200 100 100 100	
THU	IM	DSP	VLSID	VLSID(T)/A&P(T)	N	The second of the second	Annual State of the latest and the	COUN	
FRI	FAI	DSP	A&P	VLSID	C	e-CA	D LAB / DSP LA	В	
SAT	VLSID	ESD			H	ESD		U/DAA	
*(T)	- Tutorial Co	ncern Faculty	VLSIL	(ADJUNCT)		SL LAE		A&P	

Course Code	Course Name	Name of the Faculty	Course Code	Course	Name of the
EC601PC	A&P-Antennas and Propagation	P.Krishna Rao	EC604PC	DSP LAB-Digital Signal	Faculty Y.Raju/Dr.T.Ramakrishna/
EC602PC			EC605PC	e-CAD LAB-e - CAD Lab	S Alekhar/D D :
EC002PC	DSP-Digital Signal Processing	Y.Raju	EC606PC	SL LAB-Scripting	B.V. Krishna
EC603PC	VLSID-VLSI Design	S.Alekhya		FAI-Fundamentals of	K.Bhaskar Reddy
EC613PE	ESD-Embedded System	A.Vaani	-	Artificaial Intelligence	P.Meena
VLSID	Design(Professional Elective-II)	200.0932500	COUN	Counseling	Y.Raju/K.Padma/G.Swathi
(ADJUNCT)	VLSID(ADJUNCT)	G.Chandrasekhar	SPORTS	Sports	P.Srilatha/B.Ashwini
MT600OE	IM-Industrial Management	solvenies II so	CO-	Co-Curricular/Dept.	
MITOUOUE	(Open Elective-I)	K.V.Nagamani	CU/DAA	Assoc.Activities	S.Alekhya/S.Naresh/K.Bhaskar
	Class Indiarge		LIB	Library	Reddy G.Nirmala/A Swetha

Head of The Department
Head of the H

Principle Control of Engineering & lec-shin Indu Institute of Engineering & lec-Sheriguda (Vill), Ibrahimpatnam



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510Website: https://siiet.ac.in/

MODEL PRACTICAL END EXAMINATION QUESTIONS

- 1. Write an HDL code to realize all the logic gates.
- 2. Draw Layout diagram for CMOS NOR gate.
- 3. Design of 2-to-4 decoder using Xilinx software.
- 4. Design Layout diagram for all the Basic logic gates using cadence tools.
- 5. Design of 8-to-3 encoder (without and with priority) using Xilinx software.
- 6. Draw Layout diagram for CMOS XOR gate.
- 7. Design of 8-to-1 multiplexer using Xilinx software.
- 8. Design 1-to-8 de multiplexer using Xilinx software.
- 9. Draw Layout diagram for CMOS inverter
- 10. Design of 4 bit binary to gray code converter using Xilinx software.
- 11. Draw Layout diagram for CMOS NAND gate.
- 12. Design of 4 bit comparator using Xilinx software.
- 13. Draw Layout diagram for MUX gates.
- 14. Draw Layout diagram for Pass transistor



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 Approved by AICTE, Affiliated to JNTU Hyderabad Sheriguda(Vill), Ibrahimpatnam(Mdl), R. R. Dist – 501510



www.siiet.ac.in

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

III ECE Regular Lab External Exams Timetable

A.Y: 2022-23 SEM: II

S.No.	Name of the Lab	Year/ Sec	Date & Time of the Lab Exam	Name of the Lab Internal Examiners
	D. J. J. C.	III ECE-A	03.07.2023(FN)	Mr.T.Naresh
1	Digital Signal Processing Lab	III ECE-B	04.07.2023(FN)	Mr.T.Naresh
	240	III ECE-C	05.07.2023(FN)	Mr.T.Naresh
	9	III ECE-A	04.07.2023(FN)	Mrs.S.Alekhya
2	e-CAD Lab	III ECE-B	05.07.2023(FN)	Mr.K.Srikanth
		III ECE-C	03.07.2023(FN)	Mrs.S.Alekhya
	Scripting	III ECE-A	05.07.2023(FN)	Mr.M.Sagar
3	Languages Lab	III ECE-B	03.07.2023(FN)	Mr.K.Anup Kumar
	Lab	III ECE-C	04.07.2023(FN)	Mr.D.Nagaraju
4	Computer Vision Lab	III CSE(IOT)	03.07.2023(FN)	Mr.K.Srikanth
5 T	IoT Lab	III CSE(IOT)	04.07.2023(FN)	Mr.I.Venu

Timings: - FN: 10:00 AM To 01:00 PM

te Hob the Department

Sn Indu Institute Property Tech



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 Approved by AICTE, Affiliated to JNTU Hyderabad Sheriguda(Vill), Ibrahimpatnam(Mdl), R. R. Dist - 501510



www.siiet.ac.in

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

III ECE Regular Lab External Examiners from GNITC

A.Y: 2022-23

SEM: II

S.No.	Name of the Lab	Year/ Sec	Date & Time of the Lab Exam	Name of the Lab Internal Examiners	Name of the Lab External Examiner & Contact Details	
		III ECE-A	03.07.2023	Mr.T.Naresh	Mr.M. Ravinder Asst Prof 9491108268	
Digital Signal Processing Lab	Processing III ECE-B 04.07.2023		Mr.T.Naresh	Mr.D Naresh Asst Prof 9885248584		
		III ECE-C 05		05.07.2023	Mr.T.Naresh	Dr.Md.Rashid Mahmood Prof 9999254431
		III ECE-A	04.07.2023	Mrs.S.Alekhya	Prof.A Mohan Prof 9989298588	
2	e-CAD Lab	III ECE-B	05.07.2023	Mr.K.Srikanth	Dr. B. Mythily Devi Asst Prof 8985858946	
		III ECE-C	03.07.2023	Mrs.S.Alekhya	Mr.ChNarasimhulu Asst Prof 9849825884	
3	Computer Vision Lab	III CSE (IOT)	03.07.2023	Mr.K.Srikanth	Mr NVS. Murthy Asst Prof 9701196375	
4	loT Lab	III CSE (IOT)	04.07.2023	Mr.I.Venu	Mr D .Surendra Rao Assoc Prof 9849935889	

e Department and Communication Engg. Depr SRMNOU INSTITUTE OF ENGL & TECH Sheriguda(V), Ibrahinipainarii(M), R.K.Oixt-501 510

PRINCIPAL

Sn Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpetnam R R Dist Telangana -501 510

PRINCIPAL



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
Approved by AICTE, Affiliated to JNTU Hyderabad
Sheriguda(Vill), Ibrahimpatnam(Mdl), R. R. Dist – 501510



www.siiet.ac.in

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

LAB OCUPANCY CHART

CLASS: III-II B. Tech ECE-A, B,C

A.Y:2022-23

TIME/ DAY	9:30- 10:30	II 10:30 - 11:20	III 11:20- 12:10	IV 12:10- 1:00	1:00- 1:30	V 1:30-2:20	VI 2:20- 3:10	VII 3:10- 4:00
MON		e-C	AD LAB-A	SEC		e-CAI	D LAB-C	SEC
TUE						e-CAI	D LAB-B	SEC
WED					LUNCH			
THU					LUNCH	e-CAI	LAB-A	SEC
FRI						e-CAI	D LAB-B	SEC
SAT						e-CAI	LAB-C	SEC

Head Hop the Department Electronics and Communication Engg. De, SRI INDU INSTITUTE OF ENGG 8 TECH Sheriguda(V), Ibrahimpalnani,M), R.R.Dist-Sin 210,

PRINCIPAL
Sri Indu Institute of Engineering & Tech
Sheriquda(Vill), Ibrahimpatham
Telangara -501 510

PRINCIPAL



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510Website: https://siiet.ac.in/

DOS AND DON'TS

- All students must observe the dress code while in the laboratory
- Foods, drinks and smoking are NOT allowed
- All bags must be left at the indicated place.
- The lab time table must be strictly followed.
- Be PUNCTUAL for your laboratory session.
- Experiment must be completed within the given time.
- Noise must be kept to minimum.
- Workspace must be kept clean and tidy at all time.
- Handle all apparatus with care.
- All students are liable for any damage to equipment due to their own negligence.
- All equipment, apparatus, tools and components must be RETURNED to their original place after use.
- Students are strictly PROHIBITED from taking out any items from the laboratory.
- Report immediately to the lab supervisor if any injury occurred.
- Report immediately to the lab supervisor if any damages to equipment.

BEFORE LEAVING LAB

- Place the stools under the lab bench.
- Turn off the power to all instruments.
- Please check the laboratory notice board regularly for updates.


TO ENGINEERING TO THE TOTAL OF THE TOTAL OF

SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY

Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510Website: https://siiet.ac.in/

PHYSICAL LAB FLOOR PLAN WITH AREA IN SQ.M

ROOM NO: C002 A.Y-2022-23 YEAR/SEM-III-II






Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510

Website: https://siiet.ac.in/

e-CAD LAB

Lab Manual Link

https://drive.google.com/file/d/1a1ywX1qBlpiwv8uYH_l6DOR74VsrOGY0/view?usp=sharing



Course Outcome Attainment (Internal Examination-1)

Name of the faculty:

S.ALEKHYA

A.Y: 2022-23

Branch & Section:

ECE - A

Examinatic I Internal

Course Name:

E-CAD LAB

Year/Seme III/II

S.No	HT No.	+A+CD+M		DDE
	I	5		
	[arks ==>		5 4	15
1	20X31A0401	4	5	13
2	20X31A0402	4	2	14
3	20X31A0403	2	4	10
4	20X31A0404	4	4	14
5	20X31A0405	4	4	14
6	20X31A0406	4		10
7	20X31A0407	4	4	12
8	20X31A0408	4	4	10
9	20X31A0409	5	5	14
10	20X31A0410	4	3	12
11	20X31A0411	5	4	11
12	20X31A0412	4	4	10
13	20X31A0413	4	4	10
14	20X31A0414	4	5	11
15	20X31A0415	5	4	15
16	20X31A0416	5	4	11
17	20X31A0417	4	4	14
19	20X31A0418	2	2	10
20	20X31A0419	4	4	10
21	20X31A0420	4	4	10
22	20X31A0421	5	5	12
23	20X31A0422	4	5	12
24	20X31A0423	4	4	10
25	20X31A0424	4	4	11
26	20X31A0425	4	4	10
27	20X31A0426	5	4	12
28	20X31A0427	4	4	10
29	20X31A0428	4	4	10
30	20X31A0429	4	4	12
31	20X31A0430	4	4	14
32	20X31A0431	4	4	10
33	20X31A0432	4	4	14
34	20X31A0433	4	4	12
35	20X31A0434	4	4	14
36	20X31A0435	4	4	10
37	20X31A0436	4	4	9
38	20X31A0437	4	4	14
39	20X31A0438	4	4	14
40	20X31A0439	4	5	11
41	20X31A0440	4	4	10
42	20X31A0441	4	4	10
43	20X31A0442	4	4	14

44	20X31A0444	4	4	14
45	20X31A0445	4	5	11
46	20X31A0446	5	4	12
47	20X31A0447	4	4	14
48	20X31A0448	4	5	10
49	20X31A0449	4	5	15
50	20X31A0450	2	3	13
51	20X31A0451	4	4	14
52	20X31A0452	5	4	15
53	20X31A0453	5	4	12
54	20X31A0454	2	2	10
55	20X31A0455	4	4	10
56	20X31A0456	4	4	10
57	20X31A0458	4	4	12
58	20X31A0459	5	4	15
59	20X31A0460	4	4	10
60	20X31A0461	5	4	13
61	20X31A0462	4	4	10
Target set by the faculty / HoD		3.00	3.00	9.00
performed above the target		56	57	60
attempt	Number of students attempted		60	60
Percent	age of students more than target	93%	95%	100%
CO Mapping with Exam Questions:				

CO Mapping with Exam Questions:

CO - 1	Y	Y	Y
CO - 2	Y	Y	Y
CO - 3	Y	Y	Y
CO - 4			
CO - 5			
CO - 6			

% Students Scored >Target			
%	93%	95%	100%

CO Attainment based on Exam Questions:

CO - 1	93%	95%	100%	
CO - 2	93%	95%	100%	
CO - 3	93%	95%	100%	
CO - 4				
CO - 5				
CO - 6]
CO	Intrnal prac	DDE	Overall	Level
CO-1	94%	100%	97%	3.00
CO-2	94%	100%	97%	3.00
CO-3	94%	100%	97%	3.00
CO-4				
CO-5				
CO-6		·	1	

Attainment L				
1	40%			
2	50%			
3	60%			

NOTE:

A+A+CD+MG: AIM+APPARATUS+CIRCUIT DIAGRAM+MODEL GRAPH

 $T+P+C+R\ :\ THEORY+PROCEDURE+CALCULATION+RESULT$

DDE: Day to Day Evaluation



Department of Electronics and Communication Engineering

Course Outcome Attainment (Internal Examination-2)

Name of the faculty: S.ALEKHYA A.Y: 2022-23

Branch & Section: ECE - A Examination II Internal

Course Name: E-CAD LAB Year/Semeste III/II

S.No	HT No.	A+A+CD+MG	T+P+C+R	DDE
Max. M	[arks ==>	5	5	15
1	20X31A0401	4	4	13
2	20X31A0402	4	5	14
3	20X31A0403	2	2	10
4	20X31A0404	4	4	14
5	20X31A0405	4	4	14
6	20X31A0406	4	4	10
7	20X31A0407	4	4	12
8	20X31A0408	4	4	10
9	20X31A0409	5	5	14
10	20X31A0410	4	3	12
11	20X31A0411	5	4	11
12	20X31A0412	4	4	10
13	20X31A0413	4	4	10
14	20X31A0414	4	5	11
15	20X31A0415	5	4	15
16	20X31A0416	5	4	11
17	20X31A0417	4	4	14
19	20X31A0418	2	2	10
20	20X31A0419	4	4	10
21	20X31A0420	4	4	10
22	20X31A0421	5	5	12
23	20X31A0422	4	5	12
24	20X31A0423	4	4	10
25	20X31A0424	4	4	11
26	20X31A0425	4	4	10
27	20X31A0426	5	4	12
28	20X31A0427	4	4	10
29	20X31A0428	4	4	10
30	20X31A0429	4	4	12
31	20X31A0430	4	4	14
32	20X31A0431	4	4	10
33	20X31A0432	4	4	14
34	20X31A0433	4	4	12
35	20X31A0434	4	4	14
36	20X31A0435	4	4	10
37	20X31A0436	4	4	9
38	20X31A0437	4	4	14
39	20X31A0438	4	4	14
40	20X31A0439	4	5	11
41	20X31A0440	4	4	10
42	20X31A0441	4	4	10
43	20X31A0442	4	4	14

44	20X31A0444	4	4	14
45	20X31A0445	4	5	11
46	20X31A0446	5	4	12
47	20X31A0447	4	4	14
48	20X31A0448	4	5	10
49	20X31A0449	4	5	15
50	20X31A0450	2	3	13
51	20X31A0451	4	4	14
52	20X31A0452	5	4	15
53	20X31A0453	5	4	12
54	20X31A0454	2	2	10
55	20X31A0455	4	4	10
56	20X31A0456	4	4	10
57	20X31A0458	4	4	12
58	20X31A0459	5	4	15
59	20X31A0460	4	4	10
60	20X31A0461	5	4	13
61	20X31A0462	4	4	10
Target s	set by the faculty /	3.00	3.00	9.00
HoD		3.00	3.00	9.00
Number of students		56	57	60
performed above the target		30	37	60
Number	of students	60	(0)	60
attempted		60	60	60
Percent	age of students	020/	050/	1000/
scored	more than target	93%	95%	100%

CO Mapping with Exam Questions:

CO - 1			
CO - 2			
CO - 3			
CO - 4	Y	Y	Y
CO - 5	Y	Y	Y
CO - 6	Y	Y	Y

% Students Scored >Target			
%	93%	95%	100%

CO Attainment based on Exam Questions:

CO - 1			
CO - 2			
CO - 3			
CO - 4	93%	95%	100%
CO - 5	93%	95%	100%
CO - 6	93%	95%	100%

CO	Intrnal practica	DDE	Overall	Level
CO-1				
CO-2				
CO-3				
CO-4	94%	100%	97%	3.00
CO-5	94%	100%	97%	3.00

Attainment Le				
1	40%			
2	50%			
3	60%			

CO-6 94%	100%	97%	3.00
----------	------	-----	------

Attainment (Internal 2 Examination) =


3.00

NOTE:

A+A+CD+MG: AIM+APPARATUS+CIRCUIT DIAGRAM+MODEL GRAPH

T+P+C+R: THEORY+PROCEDURE+CALCULATION+RESULT

DDE: Day to Day Evaluation



Name or the faculty: S.ALEKHYA Academic Year: 2022-23

Branch & Section: ECE - A Year / Semester: III/II

Course Name: E-CAD LAB

S.No	Roll Number	Marks Secured
1	20X31A0401	63
2	20X31A0402	68
3	20X31A0403	-1
4	20X31A0404	67
5	20X31A0405	70
6	20X31A0406	64
7	20X31A0407	66
8	20X31A0408	64
9	20X31A0409	73
10	20X31A0410	65
11	20X31A0411	66
12	20X31A0412	64
13	20X31A0413	64
14	20X31A0414	66
15	20X31A0415	73
16	20X31A0416	65
17	20X31A0417	68
19	20X31A0418	-1
20	20X31A0419	64
21	20X31A0420	64
22	20X31A0421	68
23	20X31A0422	71
24	20X31A0423	64
25	20X31A0424	65
26	20X31A0425	64
27	20X31A0426	71
28	20X31A0427	64
29	20X31A0428	64
30	20X31A0429	66
31	20X31A0430	67
32	20X31A0431	64
33	20X31A0432	69
34	20X31A0433	66
35	20X31A0434	71
May M	orke	75

S.No	Roll Number	Marks Secured
36	20X31A0435	64
37	20X31A0436	63
38	20X31A0437	67
39	20X31A0438	73
40	20X31A0439	70
41	20X31A0440	64
42	20X31A0441	64
43	20X31A0442	71
44	20X31A0444	70
45	20X31A0445	65
46	20X31A0446	66
47	20X31A0447	67
48	20X31A0448	62
49	20X31A0449	73
50	20X31A0450	64
51	20X31A0451	68
52	20X31A0452	73
53	20X31A0453	68
54	20X31A0454	-1
55	20X31A0455	64
56	20X31A0456	64
57	20X31A0458	66
58	20X31A0459	73
59	20X31A0460	64
60	20X31A0461	68
61	20X31A0462	64
l .		

Max Marks 75	
Class Average mark	64
Number of students performed above the target	43
Number of successful students	48

Attainment Level	% students
1	40%
2	50%

Percentage of students scored more than target	90%
Attainment level	3

3	60%



Department of Electronics and Communication Engineering

Course Outcome Attainment

Name of the faculty: S.ALEKHYA Academic Year: 2022-23

Branch & Section: ECE - A Examination: I Internal

Course Name: E-CAD lab Year: III

Semester: II

				Semester:	11		
Course Outcomes	rse Outcomes 1st 2nd Internal Exam Exam		Internal Exam	University Exam	Attainment Level		
CO1	3.00	3.00	3.00	3.00	3.00		
CO2	CO2 3.00 3.		3.00	3.00	3.00		
CO3	CO3 3.00		3.00	3.00	3.00		
CO4	CO4		3.00	3.00	3.00		
CO5	3.00		3.00	3.00	3.00		
CO6	CO6 3.00		3.00	3.00	3.00		
Inter	nal & Univ	ersity Attainment:	3.00	3.00			
		Weightage	25%	75%			
CO Attainment for tl	ne course (I	nternal, University	0.75	2.25			
CO Attainment for	r the course	(Direct Method)	3	.00]		

Overall course attainment level

Department of Electronics and Communication Engineering

Program Outcome Attainment (from Course)

Name of Faculty:S.ALEKHYAAcademic Year:2022-23Branch & Section:ECE - AYear:IIICourse Name:E-CAD LABSemester:II

CO-PO mapping

CO-PO r	nappir	ıg												
	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
CO1	3	3	3	3	3	-	-	-	2	2	2	3	3	3
CO2	3	3	3	3	3	-	-		2	2	2	3	3	3
CO3	3	3	3	3	3	-	-	-	2	2	2	3	3	3
CO4	3	3	3	3	3	-	-	-	2	2	2	3	3	3
CO5	3	3	3	3	3	-	-	-	2	2	2	3	3	3
CO6	3	3	3	3	3	-	-	-	2	2	2	3	3	3
Course	3.00	3.00	3.00	3.00	3.00	-	-	-	2.00	2.00	2.00	3.00	3.00	3.00
CO					C	ourse (Outcom	e Attai	inment					
							3.0	0						İ
CO1														
							3.0	0						Ĭ
CO2														
							3.0	0						İ
CO3														ļ
							3.0	0						
CO4														[
							3.0	0						
CO5														
CO6							3.0	0						
Overall c	ourse	attain	ment le	vel						3.00				•

PO-ATTAINMENT

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
CO														
Attainm						-	-	-						
ent	3.00	3.00	3.00	3.00	3.00				2.00	2.00	2.00	3.00	3.00	3.00

CO contribution to PO - 33%, 67%, 100% (Level 1/2/3)