

Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

## **COURSE FILE**

ON

#### ELECTRONIC CIRCUIT ANALYSIS LAB

Course Code- EC408PC

II B.Tech II-SEMESTER
A.Y.:2022-2023

Prepared by

Mrs.G.Nirmala Assistant Professor

Head of the Department Electronics and Communication Engg. Dept SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), ibrahimpatnam(M), R.R.Dist-501 510 Sri Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

#### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Academic Year	2022-2023
Course Title	ELECTRONIC CIRCUIT ANALYSIS LAB
Course Code	EC408PC
Programme	B.Tech
Year &Semester	II year II-semester
Room Number	A-114
Name of the lab incharge	Mr.K.Rajender
Name of the faculty	Mrs.G.Nirmala
incharge	

#### **Index of Course File**

S.No.	Name of the content
1	Institute vision and mission
2	Department vision and mission
3	Program Educational Objectives/Program Specific Outcomes
4	Program Outcomes
5	Course Syllabus with Structure
6	Course Outcomes(CO) and CO-PO&PSO mapping
7	List of experiments and their CO, PO and PSO mapping
8	Time table
9	Model Practical End examination questions
10	Schedule of end practical examinations
11	List of examiners
12	Lab occupancy chart
13	Do's and Don'ts
14	Physical lab floor plan with area in Sq.m
15	Lab manual
16	CO-PO&PSO Attainments



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

#### INSTITUTE VISION AND MISSION

#### Vision:

To become a premier institute of academic excellence by providing the world class education that transforms individuals into high intellectuals, by evolving them as empathetic and responsible citizens through continuous improvement.

#### Mission:

IM1: To offer outcome-based education and enhancement of technical and practical skills.

**IM2:** To Continuous assess of teaching-learning process through institute-industry collaboration.

**IM3:** To be a centre of excellence for innovative and emerging fields in technology development with state-of-art facilities to faculty and students' fraternity.

**IM4:** To Create an enterprising environment to ensure culture, ethics and social responsibility among the stake holders.

Head of the Department Electronics and Communication Engg. Dept SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), Ibrahimpatnam(M), R.R.Dist-501 518 Sri Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

#### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

#### DEPARTMENT VISION AND MISSION

#### Vision:

To become a recognized center in the field of Electronics and Communication Engineering by producing creative engineers with social responsibility and address ever-changing global challenges.

#### **Mission:**

**DM1:** To facilitate an academic environment that enables student's centric learning.

**DM2:** To provide state-of-the-art hardware and software technologies to meet industry requirements.

**DM3:** To continuously update the Academic and Research infrastructure.

**DM4:** To Conduct Technical Development Programs for overall professional caliber of Stake Holders.

Head of the Department Electronics and Communication Engg. Dept SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), ibrahimpatham(M), R.R.Dist-501 510 Sri Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

#### PROGRAM EDUCATIONAL OBJECTIVES

Program Educational objectives are to Promote:

**PEO1:** Graduates with a strong foundation in Electronics and Communication Engineering, Science and Technology to become successful in the chosen professional career.

**PEO2:** Graduates with ability to execute innovative ideas for Research and Development with continuous learning.

PEO3: Graduates inculcated with industry based soft-skills to enable employability.

**PEO4:** Graduates demonstrate with ability to work in inter disciplinary teams and ethical professional behavior.

#### PROGRAM SPECIFIC OUTCOMES

**PSO 1: Design Skills:** Design, analysis and development a economical system in the area of Embedded system & VLSI design.

**PSO2: Software Usage:** Ability to investigate and solve the engineering problems using MATLAB, Keil and Xilinx.

Head of the Department Electronics and Communication Engg. Dept SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), ibrahimpatham(M), R.R.Dist-501 510 Sri Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.



Recognized Under 2(f) of UGC Act 1956
Approved by AICTE, New Delhi
Affiliated to JNTUH, Hyderabad.

#### PROGRAM OUTCOMES

- 1. **ENGINEERING KNOWLEDGE**: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- 2. **PROBLEM ANALYSIS**: Identify, formulate, research literature, and analyze complex engineering problemsreachingsubstantiatedconclusionsusingfirstprinciplesofmathematics, natural sciences, and engineering sciences.
- 3. **DESIGN/DEVELOPMENT OF SOLUTIONS**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- 4. **CONDUCT INVESTIGATIONS OF COMPLEX PROBLEMS**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- 5. **MODERN TOOL USAGE**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
- 6. **THE ENGINEER AND SOCIETY**: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- 7. **ENVIRONMENT AND SUSTAINABILITY**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- 8. **ETHICS**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- 9. **INDIVIDUAL AND TEAM WORK**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- 10.**COMMUNICATION**: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, give and receive clear instructions.
- 11.**PROJECT MANAGEMENT AND FINANCE**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- 12.**LIFE-LONG LEARNING**: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

https://siiet.ac.in

#### JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

# **B.tech. in** ELECTRONICS AND COMMUNICATION ENGINEERING II YEAR COURSE STRUCTURE AND SYLLABUS (R18) Applicable From 2018-19Admitted Batch

#### II YEAR I SEMESTER

S. No.	Course Code	Course Title	L	Т	P	Credits
1	EC301PC	Electronic Devices and Circuits	3	1	0	4
2	EC302PC	Network Analysis and Transmission Lines	3	0	0	3
3	EC303PC	Digital System Design	3	1	0	4
4	EC304PC	Signals and Systems	3	1	0	4
5	EC305PC	Probability Theory and Stochastic Processes	3	0	0	3
6	EC306PC	Electronic Devices and Circuits Lab	0	0	2	1
7	EC307PC	Digital System Design lab	0	0	2	1
8	EC308PC	Basic simulation Lab	0	0	2	1
9	*MC309	Constitution of India	3	0	0	0
		Total Credits	18	3	6	21

#### II YEAR II SEMESTER

S. No.	Course Code	Course Title	L	T	P	Credits
1	MA401BS	Laplace Transforms, Numerical Methods & Complex Variables	3	1	0	4
2	EC402PC	Electromagnetic Fields and Waves	3	0	0	3
3	EC403PC	Analog and Digital Communications	3	1	0	4
4	EC404PC	Linear IC Applications	3	0	0	3
5	EC405PC	Electronic Circuit Analysis	3	0	0	3
6	EC406PC	Analog and Digital Communications Lab	0	0	3	1.5
7	EC407PC	IC Applications Lab	0	0	3	1.5
8	EC408PC	Electronic Circuit Analysis Lab	0	0	2	1
9	*MC409	Gender Sensitization Lab	0	0	2	0
		Total Credits	15	2	10	21

<sup>\*</sup>MC-Satisfactory/Unsatisfactory

#### EC408PC: ELECTRONIC CIRCUIT ANALYSIS LAB

#### B.Tech. II Year II Sem.

LTPC 0 0 2 1

#### Note:

- Experiments marked with \* has to be designed, simulated and verified in hardware.
- Minimum of 9 experiments to be done in hardware.

#### **Hardware Testing in Laboratory:**

- 1. Common Emitter Amplifier (\*)
- Two Stage RC Coupled Amplifier
   Cascode amplifier Circuit (\*)
- 4. Darlington Pair Circuit
- 5. Current Shunt Feedback amplifier Circuit
- **6.** Voltage Series Feedback amplifier Circuit (\*)
- 7. RC Phase shift Oscillator Circuit (\*)
- 8. Hartley and Colpitt's Oscillators Circuit
- 9. Class A power amplifier
- **10.** Class B Complementary symmetry amplifier (\*)
- 11. Design a Mono stable Multivibrator
- 12. The output voltage waveform of Miller Sweep Circuit

#### **Major Equipments required for Laboratories:**

- 1. Computer System with latest specifications connected
- 2. Window XP or equivalent
- 3. Simulation software-Multisim or any equivalent simulation software
- 4. Regulated Power Suppliers, 0-30V
- 5. 20 MHz, Dual Channel Cathode Ray Oscilloscopes.
- 6. Functions Generators-Sine and Square wave signals
- 7. Multimeters
- 8. Electronic Components

Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956

(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), RangaReddyDist., Telangana – 501510 Website: https://siiet.ac.in/

Course: Electronic Circuit Analysis Lab (C228) Class: II ECE-A Course Outcomes

After completing this course the student will be able to:

CO Number	Course Outcomes	Bloom's Taxonomy
rvainbei		
C228.1	Design and simulate different BJT amplifiers: CE amplifier, Two stage RC coupled amplifier, Cascode, Darlington pair.	Comprehensive, Understand
C228.2	Design and simulate feedback amplifiers: Current shunt feedback amplifier, Voltage series feedback amplifiers.	Creative, comprehensive
C228.3	Design and simulate different oscillators: RC phase shift oscillator, Hartley and colpitt's oscillators.	Creative
C228.4	Design and simulate power amplifiers: Class A power amplifier, Class B complementary symmetry amplifier.	Comprehensive
C228.5	Design Monostable Multivibrator.	Comprehensive, Understand
C228.6	Design Miller sweep circuit.	Applying , Analyzing

#### Mapping of course outcomes with program outcomes:

High-3 Medium-2 Low-1

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	<b>PO10</b>	PO11	<b>PO12</b>	PSO1	PSO2
Course														
C228.1	3	3	2	2	-	-	-	-	-	-	-	-	3	3
C228.2	2	3	2	2	-	-	-	-	-	-	2	-	2	2
C228.3	2	3	2	2	-	-	-	-	-	-	-	3	3	3
C228.4	1	3	2	2	-	-	-	-	-	-	2	-	3	3
C228.5	3	2	1	2	-	-	-	-	-	-	-	3	2	2
C228.6	2	3	2	-	-	-	-	-	-		-	-	1	1
AVG	2.17	2.83	1.83	2.00	-	-	-	-	-	-	2	3	2.33	2.33



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), RangaReddyDist., Telangana –501510
Website: https://siiet.ac.in/

#### LIST OF EXPERIMENTS AND THEIR CO, PO/PSO MAPPING

S.No	Name of The Experiment	СО	PO/PSO
1	Common Emitter Amplifier.	1	PO1,PO2,PO3,PO4, PSO1,PSO2
2	Two Stage RC Coupled Amplifier.	1	PO1,PO2,PO3,PO4, PSO1,PSO2
3	Cascode amplifier Circuit.	1	PO1,PO2,PO3,PO4, PSO1,PSO2
4	Darlington Pair Circuit.	1	PO1,PO2,PO3,PO4, PSO1,PSO2
5	Current Shunt Feedback amplifier Circuit	2	PO1,PO2,PO3,PO4,PO11, PSO1,PSO2
6	Voltage Series Feedback amplifier Circuit.	2	PO1,PO2,PO3,PO4,PO11, PSO1,PSO2
7	RC Phase shift Oscillator Circuit.	3	PO1,PO2,PO3,PO4,PO12, PSO1,PSO2
8	Hartley and Colpitt's Oscillators Circuit	3	PO1,PO2,PO3,PO4,PO12, PSO1,PSO2
9	Class A power amplifier.	4	PO1,PO2,PO3,PO4,PO11, PSO1,PSO2
10	Class B Complementary symmetry amplifier.	4	PO1,PO2,PO3,PO4,PO11, PSO1,PSO2
11	Design a Monostable Multivibrator.	5	PO1,PO2,PO3,PO4,PO12, PSO1,PSO2
12	The output voltage waveform of Miller Sweep Circuit.	6	PO1,PO2,PO3, PSO1,PSO2



UGC Autonomous, Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956.

(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)

Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501 510

https://silet.ac.in/

#### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Class Timetable

CLASS: II-B.Tech ECE-A

A.Y:2022-23

SEMESTER: II

TIME/		1 22	1000	ENGLES OF THE		DEMICOTER. II		LH: C-101
DAY	9:40-10:30	II 10:30 -11:20	III 11:20-12:10	IV 12:10-1:00	1:00-	V 1:30-2:20	VI 2:20-3:10	VII
MON	LTNM	LICA	EMF&W	A&DC	1	ECA		2120 1100
TUE	A&DC	LICA		N20 U7::2	1	ECA	EMF&W	A&DC(T)/LTNM(T
	Autoc	LICA	COUN	ECA	L	LTNM	CC	D-CU/DAA
WED	LICA	A&DC	EMF&W	LTNM	ũ	ICA I		5-0-5-0-5-4-4-4-4-4-4-4-4-4-4-4-4-4-4-4-
THU	ECA	EMF&W	1000		N		AB/A&DC	A CONTRACTOR OF THE PARTY OF TH
-		EWIF & W	A&DC	LICA	C	A&DO	CLAB / ICA	LAR
FRI	LTNM	ECA	ECA LAB	/GSTAR	H	The second secon		Drib
SAT	EMF&W	FC4	ATT THE REAL PROPERTY.	TAMARIA TA		LTNM(T)/A&DC(T)	LICA	SPORTS
2000		ECA	LIB	A&DC	907	LTNM	GS L	AB / ECA LAB
(1).	- Tutorial Conc	ern Faculty					-	

Course Code	Course Name	Name of the Faculty	Course Code	Course Name	Name of the
MA401BS   LTNM-Laplace Transforms, Numerical Methods &		T.Thirupathi Reddy	EC406PC	A&DC LAB-Analog and Digital Communications Lab	B.Jyothirmai/K.Rajender/T.Phavani
	Complex Variables	Reddy	EC407PC	ICA LAR-IC Applications Lab	4.14
EC402PC	EMF&W-Electromagnetic Fields and Waves	K.Rajender	EC408PC	ECA LAB-Electronic Circuit Analysis Lab	G.Nirmala/G.Anusha/Y.Rajani
EC403PC	A&DC-Analog and Digital Communications	B.Jyothirmai	*MC409	Go DAD Gender Sensitization	G.Ananda Rao
EC404PC	LICA-Linear IC Applications	G.Anitha	COUN	Counseling	
1			SPORTS	Cuart	I. Venu/G.Nirmala/A.Swetha
	ECA-Electronic Circuit Analysis	G.Nirmala	CO- CU/DAA	Co-Curricular/Dept.	Dr.S.Suresh/I.Venu G.Nirmala/D.Aruna Kumari/K.Bhaska Reddy
-	K.D.)		LIB	7 76	S.Alekhya/M.Srilatha



Head of the Department
Electronics and Communication Engg. Dept
SRI INDV INSTITUTE OF ENGG & TECH
SRI INDV INSTITUTE OF ENGG & TECH

Principal of Engineering & Tec Shindu Indiaute of Engineering & Tec Sheriguda (Vill), Ibrahimpatnam Sheriguda (Vill), Ibrahimpatnam Shirt Telangana -501 510



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M),RangaReddyDist.,Telangana-501 510
Website:https://siiet.ac.in/

#### **Lab External Question Paper**

Subject Name: Electronic Circuit Analysis Lab Year & Semester: II-II A.Y:2022-2023

- 1. Find out the bandwidth of Common Emitter Amplifier.
- 2. Find out the bandwidth of Two Stage RC Coupled Amplifier.
- 3. Find out the bandwidth of Cascode amplifier Circuit.
- 4. Find out the bandwidth of Darlington Pair Circuit.
- 5. Find out the bandwidth of Current Shunt Feedback amplifier Circuit.
- 6. Find out the bandwidth of Voltage Series Feedback amplifier Circuit.
- 7. Calculate the frequency of RC Phase shift Oscillator Circuit.
- 8. Calculate the frequency of Hartley Oscillators Circuit.
- 9. Calculate the frequency of Colpitt's Oscillators Circuit.
- 10. Calculate the efficiency of Class A power amplifier.
- 11. Calculate the efficiency of Class B Complementary symmetry amplifier.
- 12. Design a Monostable Multivibrator.
- 13. The output voltage waveform of Miller Sweep Circuit.



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
Approved by AICTE, Affiliated to JNTU Hyderabad
Sheriguda(Vill), Ibrahimpatnam(Mdl), R. R. Dist - 501510



www.siiet.ac.in

#### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

## II ECE REGULAR LAB EXTERNAL EXAMS TIMETABLE

A.Y: 2022-23

SEM: II

S.No.	Name of the Lab	Year/ Section	Name of the Lab Internal Examiner	Date & Time
9	Analog and Digital	II ECE-A	Mrs.B.Jyothirmai	21.09.2023(FN)
	Communications Lab	II ECE-B	Mr.M.Ganesh	20.09.2023(AN)
	Electronic Circuit	II ECE-A	Mrs.G.Nirmala	19.09.2023(FN)
2	Analysis Lab	II ECE-B	Mrs.G.Nirmala	19.09.2023(AN)
	IC Applications	II ECE-A	Mrs.D.Aruna Kumari	20.09,2023(FN)
3	Lab	II ECE-B	Mrs.P.Kavitha	21.09.2023(AN)

Timings:-

FN: 09:40 AM - 12:40 PM

AN: 01:00 PM - 04:00 PM

Head of the Department

Electronics and Communication Engg. Dept SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), Ibrahimpalnam(M), R.R.Dist-501 510 PRINCIPAL

PRINCIPAL

Sri Indu Institute of Engineering & Tech Sherigude(Vill), Ibrahimpathare R Dist Telangaria -601 510



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
Approved by AICTE, Affiliated to JNTU Hyderabad
Sheriguda(Vill), Ibrahimpatnam(Mdl), R. R. Dist - 501510



www.siiet.ac.in

#### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

#### II ECE REGULAR LAB EXTERNAL EXAMINERS FROM TKRCET

A.Y: 2022-23

SEM: II

S.No.	Name of the Lab	Year/ Section	Name of the Lab Internal Examiner	Date & Time	Name of the Lab External Examiner & Designation	Lab External Examiner Contact No.
		II ECE-A	Mrs.B.Jyothirmai	21.09.2023(FN)	Dr. K. Sukanya Assoc. Prof	9951018558
1.	Analog and Digital Communications Lab	H ECE-B	Mr.M.Ganesh	20.09.2023(AN)	Mrs. M. Jagruthi Asst. Prof	9703263741
	Electronic Circuit	II ECE-A	Mrs.G Nirmala	19.09.2023(FN)	Dr. J.Sunitha Kumari Assoc. Prof	9849727103
2	Analysis Lab	II ECE-B	Mrs.G.Nirmala	19.09.2023(AN)	Dr. P. Gayathri Assoc. Prof	9440337355
	= 60 = 7000	II ECE-A	Mrs.D.Aruna Kumari	20.09.2023(FN)	Dr. Mahesh Assoc. Prof	9491457702
3	IC Applications Lab	II ECE-B	Mrs.P.Kavitha	21.09.2023(AN)	Dr. B. Swapna Rani Assoc. Prof	9866104554

Head of the Department

Electronics and Communication Engg. Depit SRI INDU INSTITUTE OF ENGG & TECH

Shenguda(V), Ibrahimpatnam(M), R.R.Dist-501 510.

PRINCIPAL

Sri Indu Institute of Engineering & Italian Sherigude(Vill), Ibrahimpatham R.R. Dist. Telangana -601 510



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510
Website: https://siiet.ac.in/

#### LAB OCCUPANCY CHART

## ELECTRONIC CIRCUIT ANALYSIS LAB

	9:40-10:30	11 10:30 -11:20	III 11:20-12:10	IV 12:10-1:00	1:00-1:30	V 1:30-2:20	VI 2:20-3:10	VII 3:10-4:00
MON						-	ECA L	b II ECE-B
TUE	MAINT	ENANCE			L U		ECAL	IO II ECE-B
WED					N C			
THU	П		ECA Lab I	I ECE-B	Н			
FRI			ECA Lab I	I ECE-A		-		
SAT					7		ECA Lab	II ECE-A

HOD Head of the Department

Electronics and Communication Engg. Dep: SRI INDU INSTITUTE OF ENGG & TECH Sheriguda(V), Ibrahimpatnam(M), R.R.Dist-501 510.

PRINCIPAL

Sri Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510

# SAVANA SAMERAN SAMERAN

#### SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY

Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)

Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), RangaReddyDist.,Telangana–501510
Website: <a href="https://siiet.ac.in/">https://siiet.ac.in/</a>

#### DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

#### Do's and Don'ts

- All students must observe the Dress code while in the laboratory
- Foods, drinks and smoking are NOT allowed
- All bags must be left at the indicated place
- The lab time table must be strictly followed
- Be **PUNCTUAL** for your laboratory session
- Experiment must be completed within the given time
- Noise must be kept to a minimum
- Workspace must be kept clean and tidy at all time
- Handle all apparatus with care
- All students are liable for any damage to equipment due to their own negligence
- All equipment, apparatus, tools and components must be RETURNED to their original place after use
- Students are strictly PROHIBITED from taking out any items from the laboratory
- Students are NOT allowed to work alone in the laboratory without the lab supervisor
- Report immediately to the lab supervisor if any damages to equipment.


#### **BEFORE LEAVING LAB**

- Place the stools under the lab bench
- Turn off the power to all instruments
- Please check the laboratory notice board regularly for updates.



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)
Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510
Website: https://siiet.ac.in/

## DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING





Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)

Khalsa Ibrahimpatnam, Sheriguda(V),Ibrahimpatnam(M), RangaReddyDist.,Telangana –501510

Website: <a href="https://siiet.ac.in/">https://siiet.ac.in/</a>

#### Lab manual link:

https://drive.google.com/file/d/1FRTdhj9ke7S2jUQu9HA-R0TUoY432OwA/view?usp=sharing



Department of Electronics and Communication Engineering

#### **Course Outcome Attainment (Internal Examination-1)**

Name of the faculty:

G.Nirmala

A.Y:

2022-23

Branch & Section:

ECE - A

Examination

I Internal

Course Name:

ECA LAB

Year/Semester:

II/II

S.No	HT No.	A+A+CD+MG	T+P+C+R	DDE
Max. Marks				
==>		5	5	15
1	21X31A0401	4	5	14
2	21X31A0402	4	3	10
3	21X31A0403	4	4	10
4	21X31A0404	4	5	11
5	21X31A0405	4	5	10
6	21X31A0406	5	5	14
7	21X31A0407	5	4	10
8	21X31A0408	5	4	11
9	21X31A0409	3	4	10
10	21X31A0410	4	5	13
12	21X31A0412	3	3	10
13	21X31A0413	4	5	14
14	21X31A0414	4	5	10
15	21X31A0415	5	5	10
16	21X31A0416	4	4	10
17	21X31A0417	4	3	11
19	21X31A0418	5	5	11
21	21X31A0420	5	5	15
22	21X31A0421	4	5	12
23	21X31A0422	4	5	10
24	21X31A0423	5	4	15
25	21X31A0424	4	4	10
26	21X31A0425	5	5	14
27	21X31A0426	5	5	10
28	21X31A0427	5	5	14
29	21X31A0428	5	4	10
30	21X31A0429	5	4	14
32	21X31A0431	5	5	12
33	21X31A0432	5	4	12
34	21X31A0433	5	5	14
35	21X31A0434	5	5	11
36	21X31A0435	4	4	10
37	21X31A0436	4	3	11
38	21X31A0437	4	4	10
39	22X35A0401	5	5	14
40	22X35A0402	5	5	13

41 42 43	22X35A0403			
	22N33N0 <del>1</del> 03	5	4	13
13	22X35A0404	4	5	10
<del>  1</del> 3	22X35A0405	5	5	10
44	22X35A0406	5	5	13
45	22X35A0407	5	5	14
46	22X35A0408	4	5	15
47	22X35A0409	5	5	11
48	22X35A0410	5	5	13
49	22X35A0411	5	5	12
50	22X35A0412	5	4	13
51	22X35A0413	5	5	13
52	22X35A0414	5	5	11
53	22X35A0415	5	5	10
54	22X35A0416	4	5	11
55	22X35A0417	5	4	11
56	22X35A0418	5	5	13
57	22X35A0419	4	5	13
58	22X35A0420	5	5	10
Target set by the	faculty / HoD	3.00	3.00	9.00
Number of stude above the target	ents performed	54	54	54
		54	54	54
Number of stude	ents attempted	54	31	51
Number of stude Percentage of stude more than target	idents scored	100%	100%	100%
Percentage of stumore than target	idents scored	100%		
Percentage of stu	idents scored	100%		
Percentage of stumore than target	ith Exam Ques	100% tions:	100%	100%
Percentage of stumore than target	ith Exam Ques CO - 1	100% tions:	100% Y	100% Y
Percentage of stumore than target	ith Exam Ques CO - 1 CO - 2	100% tions: Y Y	100% Y Y	100% Y Y
Percentage of stumore than target	ith Exam Ques CO - 1 CO - 2 CO - 3	100%  tions:	100%  Y Y Y Y	100% Y Y Y
Percentage of stumore than target	ith Exam Ques CO - 1 CO - 2 CO - 3 CO - 4	100% tions:	100%  Y Y Y Y Y Y	100%  Y  Y  Y  Y  Y  Y
Percentage of stumore than target	ith Exam Ques CO - 1 CO - 2 CO - 3 CO - 4 CO - 5	100%  tions:	100%  Y Y Y Y Y Y Y	100%  Y Y Y Y Y Y Y
Percentage of stumore than target  CO Mapping w  % Students Scot	ith Exam Ques CO - 1 CO - 2 CO - 3 CO - 4 CO - 5 CO - 6	100%  tions:	100%  Y Y Y Y Y Y Y	100%  Y Y Y Y Y Y Y
Percentage of stumore than target  CO Mapping w	ith Exam Ques CO - 1 CO - 2 CO - 3 CO - 4 CO - 5 CO - 6	100%  tions:	100%  Y Y Y Y Y Y Y Y Y	100%  Y Y Y Y Y Y Y Y Y
Percentage of stumore than target  CO Mapping w  % Students Scot	ith Exam Ques CO - 1 CO - 2 CO - 3 CO - 4 CO - 5 CO - 6	100%  tions:	100%  Y Y Y Y Y Y Y Y Y	100%  Y Y Y Y Y Y Y Y Y
Percentage of stumore than target  CO Mapping w  % Students Scot	ith Exam Ques CO - 1 CO - 2 CO - 3 CO - 4 CO - 5 CO - 6  red >Target % based on Exam CO - 1 CO - 2	100%  tions:	100%  Y Y Y Y Y Y Y 100%	100%  Y Y Y Y Y Y Y 100%
Percentage of stumore than target  CO Mapping w  % Students Scot	ith Exam Ques CO - 1 CO - 2 CO - 3 CO - 4 CO - 5 CO - 6  red >Target % based on Exam	100%  tions:	100%  Y Y Y Y Y Y 100%	100%  Y Y Y Y Y Y Y 100%
Percentage of stumore than target  CO Mapping w  % Students Scot	ith Exam Ques CO - 1 CO - 2 CO - 3 CO - 4 CO - 5 CO - 6  red >Target % based on Exam CO - 1 CO - 2	100%  tions:  Y  Y  Y  Y  Y  Y  Y  100%  n Questions:  100%	100%  Y Y Y Y Y Y 100%  100%	100%  Y Y Y Y Y Y Y 100%  100%
Percentage of stumore than target  CO Mapping w  % Students Scot	ith Exam Ques CO - 1 CO - 2 CO - 3 CO - 4 CO - 5 CO - 6  red > Target % based on Exam CO - 1 CO - 2 CO - 3	100%  tions:  Y Y Y Y Y Y Y 100%  n Questions:  100%  100%	100%  Y Y Y Y Y Y 100%  100%	100%  Y Y Y Y Y Y Y 100%  100%

СО	Intrnal practical	DDE	OveralI	Level
CO-1	100%	100%	100%	3.00
CO-2	100%	100%	100%	3.00
CO-3	100%	100%	100%	3.00
CO-4	100%	100%	100%	3.00
CO-5	100%	100%	100%	3.00
CO-6	100%	100%	100%	3.00

Attainment Level	
1	40%
2	50%
3	60%

Attainment (Internal 1 Examination) =

3.00

#### **NOTE:**

A+A+CD+MG: AIM+APPARATUS+CIRCUIT DIAGRAM+MODEL GRAPH

 $T+P+C+R \; : \; THEORY+PROCEDURE+CALCULATION+RESULT$ 

**DDE**: Day to Day Evaluation



Department of Electronics and Communication Engineering

#### **Course Outcome Attainment (Internal Examination-2)**

Name of the faculty: G.Nirmala A.Y: 2022-23
Branch & Section: ECE - A Examination II Internal

Course Name: ECA LAB Year/Semester: II/II

S.No	HT No.	A+A+CD+MG	T+P+C+R	DDE
Max. Marks				
==>		5	5	15
1	21X31A0401	4	3	10
2	21X31A0402	3	4	10
3	21X31A0403	4	3	10
4	21X31A0404	4	5	10
5	21X31A0405	4	3	10
6	21X31A0406	5	5	14
7	21X31A0407	4	5	10
8	21X31A0408	5	5	11
9	21X31A0409	4	3	10
10	21X31A0410	5	5	12
12	21X31A0412	3	3	10
13	21X31A0413	5	5	11
14	21X31A0414	5	5	10
15	21X31A0415	3	4	10
16	21X31A0416	4	3	10
17	21X31A0417	5	5	13
19	21X31A0418	4	3	10
21	21X31A0420	5	5	14
22	21X31A0421	5	5	10
23	21X31A0422	5	5	11
24	21X31A0423	4	4	10
25	21X31A0424	3	4	10
26	21X31A0425	5	5	13
27	21X31A0426	4	5	10
28	21X31A0427	5	5	15
29	21X31A0428	5	5	10
30	21X31A0429	5	5	10
32	21X31A0431	4	5	11
33	21X31A0432	5	5	13
34	21X31A0433	4	5	10
35	21X31A0434	5	5	14
36	21X31A0435	4	4	10
37	21X31A0436	4	3	10
38	21X31A0437	3	4	10
39	22X35A0401	5	5	13
40	22X35A0402	5	5	11
41	22X35A0403	4	4	10

42	22X35A0404	3	4	10	
43	22X35A0405	4	3	10	
44	22X35A0406	3	4	10	
45	22X35A0407	4	3	10	
46	22X35A0408	4	4	10	
47	22X35A0409	3	3	10	
48	22X35A0410	4	5	10	
49	22X35A0411	4	4	11	
50	22X35A0412	4	4	10	
51	22X35A0413	5	5	13	
52	22X35A0414	4	3	10	
53	22X35A0415	3	4	10	
54	22X35A0416	5	5	11	
55	22X35A0417	4	5	12	
56	22X35A0418	5	5	14	
57	22X35A0419	5	5	13	
58	22X35A0420	4	4	10	
	e faculty / HOD	3.00	3.00	9.00	
Number of stud above the target	_	36	36	36	
Number of stud	dents attempted	36	36	36	
Percentage of st more than targe		100%	100%	100%	
CO Mapping v	vith Exam Question	1S:			
	CO - 1	Y	Y	Y	
	CO - 2	Y	Y	Y	
	CO - 3	Y	Y	Y	
	CO - 4	Y	Y	Y	
	CO - 5	Y	Y	Y	
	CO - 6	Y	Y	Y	
		<u> </u>	<u> </u>	<u>-</u>	
% Students S	% Students Scored >Target % 100% 100% 100%				
CO Attainment based on Exam Questions:					
CO - 1	10	00%	100%	100%	
CO - 2	10	00%	100%	100%	
CO - 3	1(	00%	100%	100%	
CO - 4		00%	100%	100%	
CO - 5			100%	100%	
CO - 6		00%	100%	100%	
	1		1	1	

CO	Indonesia or official	DDE	0	Tamal
CO	Intrnal practical	DDE	OveralI	Level
CO-1	100%	100%	100%	3.00
CO-2	100%	100%	100%	3.00
CO-3	100%	100%	100%	3.00
CO-4	100%	100%	100%	3.00
CO-5	100%	100%	100%	3.00
CO-6	100%	100%	100%	3.00

Attainment Level		
1	40%	
2	50%	
3	60%	

Attainment (Internal 2 Examination) =

3.00

#### **NOTE:**

A+A+CD+MG: AIM+APPARATUS+CIRCUIT DIAGRAM+MODEL GRAPH

T+P+C+R: THEORY+PROCEDURE+CALCULATION+RESULT

**DDE**: Day to Day Evaluation



## Department of Electronics and Communication Engineering

Academic Year:

Year / Semester:

#### **Course Outcome Attainment (University Examinations)**

Name of the faculty: G.Nirmala
Branch & Section: ECE - A
Course Name: ECA LAB

Cours	e Name:	ECA LAB
	Roll	
S.No	Number	Marks Secured
1	21X31A0401	63
2	21X31A0402	55
3	21X31A0403	57
4	21X31A0404	71
5	21X31A0405	69
6	21X31A0406	72
7	21X31A0407	59
8	21X31A0408	69
9	21X31A0409	55
10	21X31A0410	68
12	21X31A0412	56
13	21X31A0413	70
14	21X31A0414	68
15	21X31A0415	60
16	21X31A0416	55
17	21X31A0417	69
19	21X31A0418	71
21	21X31A0420	72
22	21X31A0421	69
23	21X31A0422	70
24	21X31A0423	70
25	21X31A0424	55
26		
	21X31A0425	71
27	21X31A0426	68
28	21X31A0427	72
29	21X31A0428	65
30	21X31A0429	69
32	21X31A0431	55
33	21X31A0432	66
34	21X31A0433	72
35	21X31A0434	72
Max N	Marks	75

		Marks
S.No	Roll Number	Secured
36	21X31A0435	58
37	21X31A0436	60
38	21X31A0437	56
39	22X35A0401	70
40	22X35A0402	71
41	22X35A0403	65
42	22X35A0404	56
43	22X35A0405	60
44	22X35A0406	64
45	22X35A0407	72
47	22X35A0409	62
48	22X35A0410	69
49	22X35A0411	69
50	22X35A0412	57
51	22X35A0413	71
52	22X35A0414	68
53	22X35A0415	66
55	22X35A0417	71
56	22X35A0418	65
57	22X35A0419	66
58	22X35A0420	72

2022-23

II/II

Attainment Level	% students
1	40%
2	50%
3	60%

Class Average mark	64
Number of students performed above the	
target	28
Number of successful students	44
Percentage of students scored more than	
target	64%
Attainment level	3



## Department of Electronics and Communication Engineering <u>Course Outcome Attainment</u>

Name of the faculty G.Nirmala Academic Year: 2022-23
Branch & Section: ECE - A Examination: I Internal

Course Name: ECA LAB Year: II Semester: II

			beniester.	11	
<b>Course Outcomes</b>	1st Internal Exam	2nd Internal Exam	Internal Exam	University Exam	Attainment Level
CO1	3.00 3.00		3.00	3.00	3.00
CO2	3.00	3.00	3.00	3.00	3.00
CO3	3.00	3.00	3.00	3.00	3.00
CO4	3.00	3.00	3.00	3.00	3.00
CO5	3.00	3.00	3.00	3.00	3.00
CO6	3.00	3.00	3.00	3.00	3.00
Internal & U	niversity A	Attainment:	3.00	3.00	
		Weightage	25%	75%	
CO Attainment for Univ	the course ersity)	(Internal,	0.75	2.25	
CO Attainment fo Me	or the cours thod)	se (Direct		3.00	



## Department of Electronics and Communication Engineering Program Outcome Attainment (from Course)

Name of G.Nirmal

Faculty: a Academic Year: 2022-23

Branch &

Section: ECE - A Year: II

**ECA** 

Course Name: LAB Semester: II

**CO-PO** mapping

CO 1 0 mapping														
	PO	PO2	PO	PO	PO	PO6	PO7	PO	PO9	PO	PO	PO	PS	PS
Course	1		3	4	5			8		10	11	12	01	02
C228.1	3	3	2	2	-	-		-		-	-	-	3	3
C228.2	2	3	2	2	-	-	-	-	-	-	2	-	2	2
C228.3	2	3	2	2	-	-	-	-	-	-	-	3	3	3
C228.4	1	3	2	2	-	-	-	-	-	-	2	-	3	3
C228.5	3	2	1	2	-	-	-	-	-	-	-	3	2	2
C228.6	2	3	2	-	-	-	-	-	-	-	-	-	1	1
	2.17	2.83	1.83	2.0	-	-	-	-	-	-	2	3	2.3	2.3
AVG				0									3	3

СО	Course Outcome Attainment	
	3.00	
CO1		
	3.00	
CO2		
	3.00	
CO3		
	3.00	
CO4		
	3.00	
CO5		
CO6	3.00	
Organall assumes attainment lavel	3.00	

Overall course attainment level 3.00

PO-ATTAIN MENT

		P		P										
	PO	O	PO	O	PO			PO			PO	PO	PS	PS
	1	2	3	4	5	PO6	PO7	8	PO9	PO10	11	12	O1	O2
CO	2.1	2.	1.8	2.	-	-	-	-	-	-	2	3	2.3	2.3
Attainme	7	83	3	00									3	3
nt														

CO contribution to PO - 33%, 67%, 100% (Level 1/2/3)