

EAMCET CODE: INDI

Approved by AICTE, New Delhi, & Affiliated to JNTUH, Hyderabad.

JNTUH CODE: X3

COURSE FILE

ON

ELECTRONIC DEVICES & CIRCUITS

Course Code – EC201ES

I-B. Tech Semester-II A.Y. 2022-2023

Prepared by

T.BHAVANI

Asst. Professor

Head of the Department Department of H&S SRI INDU INSTITUTE OF ENGG & TECH beriouda(M Ibrahimoatnam (M) R.R. Dist-501 516

PRINCIPAL

Sri Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.



Index of Course File

	COURSE FILE INDEX						
S.No	Course/Subject Name						
1	Institute Vision & Mission						
2	POs /PSOs						
3	Course Structure						
4	Course syllabus						
5	Course Outcomes (CO)						
6	Mapping CO with PO/PSO; course with PO/PSO						
7	Academic Calendar						
8	Time table - highlighting your course periods including tutorial						
9	Lesson plan with number of hours/periods, TA/TM, Text/Reference book						
10	Web references						
11	Lecture notes						
12	List of Power point presentations / Videos						
13	University Question papers						
14	Internal Question papers, Key with CO and BTL						
15	Assignment Question papers mapped with CO and BTL						
16	Scheme of evaluation with CO and BTL mapping						
17	Result Analysis to identify weak and advanced learners						
18	Result Analysis at the end of the course						
19	Remedial class schedule and evidences						
20	CO, PO/PSO attainment						
21	Attendance register						
22	Course file (Digital form)						



INSTITUTE VISION & MISSION

Vision:

To become a premier institute of academic excellence by providing the world class education that transforms individuals into high intellectuals, by evolving them as empathetic and responsible citizens through continuous improvement.

Mission:

- > IM1: To offer outcome-based education and enhancement of technical and practical skills.
- ➢ IM2: To Continuous assess of teaching-learning process through institute-industry collaboration.
- IM3: To be a center of excellence for innovative and emerging fields in technology development with state-of-art facilities to faculty and students' fraternity.
- IM4: To Create an enterprising environment to ensure culture, ethics and social responsibility among the stakeholders.

Head of the Department Department of H&S SRI INDU INSTITUTE OF ENGG & TECH Veriouda[//] Ibrahimoatnam (M) R.R. Dist-501 516

Sri Indu Institute of Engineering & Tech. Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC AUTONOMOUS INSTITUTION) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

PROGRAM OUTCOMES

PO1: ENGINEERING KNOWLEDGE: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.

PO2: PROBLEM ANALYSIS: Identify, formulate, research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.

PO3: **DESIGN/DEVELOPMENT OF SOLUTIONS**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

PO4: **CONDUCT INVESTIGATIONS OF COMPLEX PROBLEMS**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.

PO5: **MODERN TOOL USAGE**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.

PO6: **THE ENGINEER AND SOCIETY**: Apply reasoning informed by the contextual knowledge to associate, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.

PO7: **ENVIRONMENT AND SUSTAINABILITY**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

PO8: **ETHICS**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

PO9: **INDIVIDUAL AND TEAM WORK**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

PO10: **COMMUNICATION**: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, give and receive clear instructions.

PO11: PROJECT MANAGEMENT AND FINANCE: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

PO12: **LIFE-LONG LEARNING**: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change

Head of the Department Department of H&S SRI INDU INSTITUTE OF ENGG & TECH beriouda^(M) Ibrahimoatnam (M) R.R. Dist-501 516

SHET

SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY B.Tech. in ELECTRONICS AND COMMUNICATION ENGINEERING COURSE STRUCTURE, I YEAR SYLLABUS (BR22 Regulations)

Applicable from Academic Year: 2022-23 Batch

I Year I Semester

S. No.	Course Code	Course Title	L	Т	Р	Credits
1.	MA101BS	Matrices and Calculus	3	1	0	4
2.	AP102BS	Applied Physics	3	1	0	4
3.	CS102ES	C Programming for Engineers	3	0	0	3
4.	ME102ES	Engineering Workshop	0	1	3	2.5
5.	EN104HS	English for Skill Enhancement	2	0	0	2
6.	EC101ES	Elements of Electronics and Communication Engineering	0	0	2	1
7.	AP105BS	Applied Physics Laboratory		0	3	1.5
8.	EN107HS	English Language and Communication Skills Laboratory	0	0	2	1
9.	CS105ES	C Programming for Engineers Laboratory	0	0	2	1
10.	*MC101ES	Environmental Science	3	0	0	0
11.		Induction Programme				
		Total	14	3	12	20

I Year II Semester

S. No.	Course Code	Course Title	L	Т	Р	Credits
1.	MA201BS	Ordinary Differential Equations and Vector Calculus	3	1	0	4
2.	CH203BS	Engineering Chemistry	3	1	0	4
3.	ME201ES	Computer Aided Engineering Graphics	1	0	4	3
4.	EE201ES	Basic Electrical Engineering	2	0	0	2
5.	EC201ES	Electronic Devices and Circuits	2	0	0	2
6.	CS202ES	Applied Python Programming Laboratory	0	1	2	2
7.	CH206BS	Engineering Chemistry Laboratory	0	0	2	1
8.	EE202ES	Basic Electrical Engineering Laboratory	0	0	2	1
9.	EC202ES	Electronic Devices and Circuits Laboratory	0	0	2	1
		Total	11	3	12	20

ELECTRONIC DEVICES AND CIRCUITS B.Tech. I Year II Sem.

L T P C 2 0 0 2

Course Objectives:

1. To introduce components such as diodes, BJTs and FETs.

2. To know the applications of devices.

3. To know the switching characteristics of devices.

Course Outcomes: Upon completion of the Course, the students will be able to:

1. Acquire the knowledge of various electronic devices and their use on real life.

2. Know the applications of various devices.

3. Acquire the knowledge about the role of special purpose devices and their applications.

UNIT - I

Diodes: Diode - Static and Dynamic resistances, Equivalent circuit, Diffusion and Transition Capacitances, V-I Characteristics, Diode as a switch- switching times.

UNIT - II

Diode Applications: Rectifier - Half Wave Rectifier, Full Wave Rectifier, Bridge Rectifier, Rectifiers with Capacitive and Inductive Filters, Clippers-Clipping at two independent levels, Clamper-Clamping Circuit Theorem, Clamping Operation, Types of Clampers.

UNIT - III

Bipolar Junction Transistor (BJT): Principle of Operation, Common Emitter, Common Base and Common Collector Configurations, Transistor as a switch, switching times,

UNIT - IV

Junction Field Effect Transistor (FET): Construction, Principle of Operation, Pinch-Off Voltage, Volt-Ampere Characteristic, Comparison of BJT and FET, FET as Voltage Variable Resistor, MOSFET,MOSTET as a capacitor.

UNIT – V

Special Purpose Devices: Zener Diode - Characteristics, Zener diode as Voltage Regulator, Principle of Operation - SCR, Tunnel diode, UJT, Varactor Diode, Photo diode, Solar cell, LED, Schottky diode.

TEXT BOOKS:

1. Jacob Millman - Electronic Devices and Circuits, McGraw Hill Education

2. Robert L. Boylestead, Louis Nashelsky- Electronic Devices and Circuits theory, 11th Edition,2009, Pearson.

REFERENCE BOOKS:

1. Horowitz -Electronic Devices and Circuits, David A. Bell – 5thEdition, Oxford.

2. Chinmoy Saha, Arindam Halder, Debaati Ganguly - Basic Electronics-Principles and Applications, Cambridge, 2018.



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC AUTONOMOUS INSTITUTION) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

Course: Electronic Devices and Circuits
Course Outcomes

Class: I- B TECH- CSE

After completing this course the student will be able to:

C125.1: Acquire the knowledge of diode with the help of V-I characteristics. (Understand)

C125.2: Analyze the applications of diode. (Analyze)

C125.3: Understand the principle of operation of BJT. (Understand)

C125.4: Know the characteristics of BJT under various biasing conditions. (Applying)

C125.5: Interpret the construction, operation and characteristics of FET. (Understand)

C125.6: Analyze the performance of special purpose devices and their applications. (Analyze)

Mapping of course outcomes with program outcomes:

High -3 Medium -2 Low-1

PO / CO	PO	P	Р	Р	P	P	P	P	Р	PO	PO	PO	PSO1	PSO2
	1	02	03	04	05	06	07	08	09	10	11	12		
C125.1	3	2	-	-	3	-	-	-	-	-	2	3	3	3
C125.2	-	1	3	-	-	-	1	-	-	-	2	2	3	3
C125.3	1	3	-	-	2	1	-	-	-	-	2	-	3	3
C125.4	2	-	2	2	-	-	-	-	-	-	2	3	3	3
C125.5	2	3	3	-	3	-	-	1	-	-	2	2	3	3
C125.6	3	3	-	-	3	-	-	-	1	1	2	3	3	3
C125	2.00	2.2 5	2.6 7	2.0 0	2.3 3	1	1	1	1	1	2.0 0	3.0 0	3.00	3.00



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC AUTONOMOUS INSTITUTION) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

<u>CO-PO mapping Justification</u>

C125.1: Acquire the knowledge of diode with the help of V-I characteristics. (Understand)

	Justification
PO1	Applying basic knowledge on Electronic Devices And Circuits students can solve basic circuit problems.
PO2	Engineering problems often involve the proper utilization of diodes in electronic circuits. Identifying issues related to diode behavior is crucial for effective problem-solving.
PO5	Acquiring knowledge of diode V-I characteristics through the use of modern simulation tools aligns with PO Modern Tool Usage. The integration of simulation software enables engineers to create, select, and apply appropriate techniques for predicting and modeling diode behavior.
PO11	Students can get demonstrate knowledge and understanding of the electronic devices and circuits and apply these to one's own project, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO12	Students can continuously learning to explore more knowledge in semiconductor devices.
PSO1	Students are able to explore the design of electronic devices in the areas of VLSI design and embedded systems.
PSO2	Students can solve the design problems of electronic devices using Keil and Xilinx.

C125.2: Analyze the applications of diode. (Analyze)

	Justification
PO2	Students can analyze the rectifier, clippers, clamper Circuits using loop equations.
PO3	Students can design the different transistor configuration circuits.
PO7	Engineers focusing on sustainable development can leverage diodes and their applications to design energy-efficient systems, develop renewable energy technologies, and create environmentally friendly products.
PO11	Students can get demonstrate knowledge and understanding of the electronic devices and circuits and apply these to one's own project, as a member and leader in a team, to

	manage projects and in multidisciplinary environments.
PO12	Students can continuously learning to explore more knowledge in semiconductor devices.
PSO1	Students are able to explore the design of electronic devices in the areas of VLSI design and embedded systems.
PSO2	Students can solve the design problems of electronic devices using Keil and Xilinx.

C125.3: Understand the principle of operation of BJT. (Understand)

	Justification
PO1	Understanding the principle of operation of a BJT involves the application of mathematics, science, engineering fundamentals, and specialization in electronics.
PO2	Understanding the principle of operation of a BJT is crucial for problem analysis in electronic engineering. By identifying, formulating, and analyzing complex engineering problems related to BJT behavior, engineers can reach substantiated conclusions.
PO5	Applying simulation tools to visualize and analyze BJT characteristics, including V-I curves.
PO6	Engineers applying BJTs or any technology must assess the broader societal, health, safety, legal, and cultural impacts of their work.
PO11	Students can get demonstrate knowledge and understanding of the electronic devices and circuits and apply these to one's own project, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PSO1	Students are able to explore the design of electronic devices in the areas of VLSI design and embedded systems.
PSO2	Students can solve the design problems of electronic devices using Keil and Xilinx.

C125.4: Know the characteristics of BJT under various biasing conditions. (Applying)

	Justification
PO1	Engineers must apply mathematical models, semiconductor physics, and circuit theory to solve complex engineering problems related to BJT biasing and amplifier design.
PO3	The characteristics of BJTs under various biasing conditions play a crucial role in the design and development of engineering solutions. Engineers need to consider these characteristics to design system components or processes that meet specified needs, taking into account public health and safety, as well as cultural, societal, and environmental considerations.
PO4	Engineers, through research-based knowledge, can conduct experiments, analyze data, and synthesize information to draw valid conclusions about BJT behavior.
PO11	Students can get demonstrate knowledge and understanding of the electronic devices and circuits and apply these to one's own project, as a member and leader in a team, to manage

	projects and in multidisciplinary environments.
PO12	Students can continuously learning to explore more knowledge in semiconductor devices.
PSO1	Students are able to explore the design of electronic devices in the areas of VLSI design and embedded systems.
PSO2	Students can solve the design problems of electronic devices using Keil and Xilinx.

C125.5: Interpret the construction, operation and characteristics of FET. (Understand)

	Justification
PO1	The knowledge of FET principles serves as a foundation for solving complex engineering problems related to electronic circuits and systems.
PO2	Recognizing challenges in electronic circuit design and signal processing that involve FET behavior.
PO3	Students, equipped with this knowledge, can design solutions for complex engineering problems, create system components using FETs, and consider health, safety, environmental, cultural, and societal factors in their designs.
PO5	Students can apply small signal model techniques in the design of FET amplifiers.
PO8	By understanding the construction, operation, and characteristics of FETs, engineers can responsibly and ethically apply this technology.
PO11	Students can get demonstrate knowledge and understanding of the electronic devices and circuits and apply these to one's own project, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO12	Students can continuously learning to explore more knowledge in semiconductor devices.
PSO1	Students are able to explore the design of electronic devices in the areas of VLSI design and embedded systems.
PSO2	Students can solve the design problems of electronic devices using Keil and Xilinx.

C125.6: Analyze the performance of special purpose devices and their applications. (Analyze)

	Justification
PO1	Students get the knowledge on special purpose devices like Zener, Tunnel, varactor diode,
	UJT, SCR to simplify the complex circuits for analysis.
PO2	Stude Students can design the special purpose devices like Zener, Tunnel, varactor diode,
	UJT, SCR .
PO5	Students can apply transistor hybrid model techniques in the design of BJT amplifiers.

PO9	Individuals equipped with expertise in the performance of these devices can effectively tackle complex problems or challenges that require the utilization of such technology. They can provide innovative solutions by leveraging their understanding of device capabilities.
PO10	Understanding device performance allows engineers to provide clear and precise instructions for integrating these devices into larger systems or for their specific applications.
PO11	Students can get demonstrate knowledge and understanding of the electronic devices and circuits and apply these to one's own project, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO12	Understanding the performance of special purpose devices places learning within the broader context of technological change.
PSO1	Students are able to explore the design of electronic devices in the areas of VLSI design and embedded systems.
PSO2	Students can solve the design problems of electronic devices using Keil and Xilinx.

UGC Autonomous Institution, Accredited by NAAC with A+ Grade

Recognized under 2(f) of UGC Act 1956.

(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana - 501 510 https://siiet.ac.in/

Lr. No. SIIET/BR22/Academic Calendar/2022/02

Date: 15.12.2022

REVISED ACADEMIC CALENDAR **I B.TECH FOR THE ACADEMIC YEAR 2022-23** (BR22-REGULATIONS)

Dr. I. Satyanarayana, Principal.

To,

All the HOD's Sir,

Sub: SIIET (Autonomous)-Academic & Evaluation-Revised Academic Calendar for I B.Tech - I & II Semesters for the academic year 2022-2023-Reg.

The approved Academic Calendar for I B.Tech - I & II Semesters for the academic year 2022-23 is given below.

	D i i	Per	Duration	
S. NO	Description	From	To	Duration
1.	Commencement of I Semester class work (including Induction programme)		03.11.2022	117
2.	1 st Spell of Instructions	03.11.2022	28.12.2022	8 Weeks
3.	I Mid Examinations	`29.12.2022	04.01.2023	1 Week
4.	Submission of First Mid Term Exam Marks to the Autonomous Section on or before	10.01.2023		
5.	2 nd Spell of Instructions	05.01.2023	02.03.2023	8 Weeks
6.	Second Mid Term Examinations	03.03.2023	09.03.2023	1 Week
7.	Preparation & Practical Examinations	10.03.2023	16.03.2023	1 Week
8.	Submission of Second Mid Term Exam Marks to the Autonomous Section on or before	16.03.2023		
9.	I Semester End Examinations	17.03.2023	01.04.2023	2 Weeks

II-SEMESTER

		Per	riod	Duration
S. NO	Description	From	To	Duration
1.	Commencement of II Semester class work		03.04.2023	
2.	1 st Spell of Instructions (including Summer Vacation)	03.04.2023	10.06.2023	10 Weeks
2000	Summer Vacation	15.05.2023	27.05.2023	2 Weeks
3.	I Mid Examinations	`12.06.2023 17.06.2023 1 W		
4.	Submission of First Mid Term Exam Marks to the Autonomous Section on or before	23.06.2023		
5.	2 nd Spell of Instructions	19.06.2023	12.08.2023	8 Weeks
6.	II Mid Term Examinations	14.08.2023	19.08.2023	1 Week
7.	Preparation & Practical Examinations	21.08.2023	26.08.2023	1 Week
8.	Submission of Second Mid Term Exam Marks to the Autonomous Section on or before	26.08.2023		
9.	II Semester End Examinations	28.08.2023	09.09.2023	2 Weeks

EXAMINATIONS Indu Institute of Engineering and Technology

(An Autonomous institution Under JNTDHLe Depts. & AO: Sheriguda (V), Ibrahimpatnam, R.R. Dist-501510.

HUNTHUL KERSE EXAMINATIONS Sri Indu Institute of Engineering and Technology (An Autonomous Institution under JNTUH)

PRINCIPAL Sri Indu Institute oPEN RECTADANT Technology (An Autonomous Institution Under JNTUH) Sheriguda (V), Ibrahimpatnam, R.R. Dist-501510.





SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (An Autonomous Institution under UGC)

Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) KhalsaIbrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501 510 https://siiet.ac.in/

	I 9:40- 10:30	П 10:30 - 11:20	III 11:20- 12:10	12:10- 12.45	IV 12.45- 1.35	V 1.35- 2.25	VI 2.25- 3.15	VII 3.15-4.00
MON	ENG	EDC	AP	AP L ITWS		ITWS/EWS LAB		PYTHON LAB(T)/ EWS(T)
TUE	ODE	EDC	AP	U	ITWS/EWS LAB		ODE(T)/AP(T)	
WED	ODE	AP	ENG	N C	PYTHON LAB		LIBRARAY	
THU		AP/ELCS LAB		н	ODE	EDC	AP	EWS(T)/ PYTHON LAB(T)
FRI		AP/ELCS LAB		1	ODE	AP	ES	AP(T)/ODE(T)
SAT	ENG	ODE	EDC		ES	ENG	EDC	ES

Course Code	Course Name	Name of the Faculty	Course Code	Course Name	Name of the Faculty
MA201BS	ODE-Ordinary Differential Equations & Vector Calculus	B.RAMADEVI	AP205BS	APLAB-Applied Physics Laboratory	P.SRINIVASACHARY/ B.SANTHI/M.JANAIAH/ M.MANISHA
AP202BS	AP-Applied Physics	P.SRINIVASACHA RY	CS201ES	Python Programming Laboratory	D.SWAPNA/B.RAJASH WARI
EN204HS	ENG- English for Skill Enhancement	G.VENKAT REDDY	EN207HS	ELCS LAB-English Language and Communication Skills Laboratory	G.VENKAT REDDY/E.PRARTHAN A
EC201ES	EDC-Electronics Devices and Circuits	T.BHAVANI	CS203ES	ITWS-IT Workshop	K.UMAVYSHNAVI/B.R AJITHA
ME202ES	EWS-Engineering Workshop	B.SRINUNAIK/ M.V.B.KALYAN	MC201ES	ES-Environmental Science	K.MOUNIKA

Class In-Charge

J. Sauthon Time Table Coordinator SHERIGUDA

Head of The Department

Sti India Institute of Engg. & Tech Main Road, Sheriguda(V), Ibrahimpatnam(M), R.R. Dist. Telangana-501 510



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC AUTONOMOUS INSTITUTION) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

S.N	Unit	TOPIC	Number	Teaching	REFERENCE
C			of Sessions Planned	method/Aids	
1.		Introduction to diode	1	Black Board	R1,T1
2.		Static resistance and dynamic resistances	1	Black Board	R1,T1
3.		Diode Equivalent circuits	1	Black Board	R1,T1
4.	1	Diffusion Transition and Capacitances	1	Black Board	R1,T1
5.		Volt Ampere Characteristic of a diode	1	Black Board	R1,T1
6.		Diode as a switch	1	Black Board	R1,T1
7.		Diode switching times	1	Black Board	R1,T1
8.		Revision	1	Black Board	R1,T1,T2
9.		Half wave Rectifier	1	Black Board	R2,T1,T2
10		Full Wave Rectifier	1	Black Board	R1,T1,T2
11	2	Bridge Rectifier	1	Black Board	R2,T1
12		Inductor Filters, Capacitor filters	1	Black Board	R2,T1,T2
13		Clipper-clipping at two independent levels	1	Black Board	T2
14		Clamping circuit theorem	1	Black Board	T2
15		Clamping operation	1	Black Board	T2
16		Types of clampers	1	Black Board	T2

LESSON PLAN

17		Problems on half wave and Full wave Rectifier	1	Black Board	T2,T1
18		Principle of Operation of BJT	1	Black Board, PPT	T2
19		Common emitter Configuration	1	Black Board	T2,T1
20		Efficiency calculation in CE	1	Black Board	T2,W1
21		Common base configuration	1	Black Board	T2
22	3	Efficiency calculation in CB	1	Black Board	T2
23		Common collector configuration	1	Black Board	T2,T1,W1
24		Efficiency calculation in CC	1	Black Board	T2
25		Transistor as switch		Black Board	T1
26		Transistor switching times		Black Board	T1
27		Junction Field Effect Transistor (FET) Construction	1	Black Board	T1,T2,W2
28		Principle of Operation of FET	1	Black Board	T1,T2,W2
29		Pinch-Off Voltage,	1	Black Board	T1,T2
30		Volt-Ampere Characteristic	1	Black Board	T1,T2,W2
31	4	Comparison of BJT and FET	1	Black Board	T1,T2,W2
32		FET as Voltage Variable Resistor	1	Black Board	T1,T2,W2
33		MOSFET introduction	1	Black Board	T1
34		Depletion mode MOSTET as a capacitor	1	Black Board	T1
35		Enhancement mode	1	Black Board	T1,T2
36		MOSTET as a capacitor	1	Black Board	T1
37		Special Purpose Devices introduction	1	Black Board	T1,T2,W3
38		Zener Diode - Characteristics	1	Black Board	T1
39		Zener diode as Voltage	1	Black Board	T1,T2

	5	Regulator			
40		Principle of Operation - SCR	1	Black Board	T1
41		Tunnel diode	1	Black Board	T1
42		UJT	1	Black Board	T1,T2
43		Varactor Diode	1	Black Board	T1
44		Photo diode	1	Black Board	T1,T2
45		Solar cell	1	Black Board	T1,W3
46		LED	1	Black Board	T1,T2,W4
47		Schottky diode	1	Black Board	T1,W3

TEXT BOOKS:

1. Jacob Millman - Electronic Devices and Circuits, McGraw Hill Education

2. Robert L. Boylestead, Louis Nashelsky- Electronic Devices and Circuits theory, 11th Edition, 2009, Pearson.

REFERENCE BOOKS:

1. Horowitz -Electronic Devices and Circuits, David A. Bell – 5thEdition, Oxford.

2. Chinmoy Saha, Arindam Halder, Debaati Ganguly - Basic Electronics-Principles and Applications, Cambridge, 2018.

WEB REFERENCES:

W1. https://www.rfwireless-world.com/Terminology/CB-vs-CE-vs-CC-transistor-configurations.html

W2. <u>http://www.faadooengineers.com/online-study/post/ece/analog-electronics/557/fet-as-a-voltage-variable-resistor-vvr</u>

W3.<u>https://www.tutorialspoint.com/basic_electronics/basic_electronics_special_purpose_diodes.h</u> <u>tm</u>

W4. <u>http://ggn.dronacharya.info/ECEDept/Downloads/QuestionBank/VIIsem/oc_C-Unit-3-LED_Structures.pdf</u>



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC Autonomous Institution) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

LECTURE NOTES

UNIT – 1 Diodes

https://drive.google.com/file/d/1GX10RkXW5nT11EYgosG9gxpaRBYdwEIT/view?usp=drive_link

UNIT-2 Diode Applications

https://drive.google.com/file/d/1QkCNWl9nDZJEke3Y_uwngswXCgZSwTSj/view?usp=drive_link

UNIT-3 Bipolar Junction Transistor (BJT)


https://drive.google.com/file/d/1QOD0nKU5BjyQv78IIh3PzHqs6hqli7Li/view?usp=drive_link

UNIT-4 Junction Field Effect Transistor (FET)

https://drive.google.com/file/d/1ykPUrK6oekjH5SbCSAWgTGOi6HbdD0io/view?usp=drive_link

UNIT-5 Special Purpose Devices

https://drive.google.com/file/d/1P5mFC9O8nAep4NPiANcx4iMCCWDzHnAe/view?usp=drive_link



POWER POINT PRESENTATION

Semiconductors

<u>https://docs.google.com/presentation/d/1tm8tAbdhYXFS7D-</u> XNm68cG60di_sOCKK/edit?usp=sharing&ouid=116158123970542554956&rtpof=true&sd =true

BJT

https://docs.google.com/presentation/d/1_mfV0LPFvNQgIPQ1WBDFXZBxF91Y3EF8/edit? usp=sharing&ouid=115038196570919470257&rtpof=true&sd=true



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC Autonomous Institution) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

PREVIOUS QUESTION PAPERS


Link:

https://drive.google.com/file/d/1KH90dftl_RLJWQ1idPCHak3D76Agn_i7/view?usp=drive_link

SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY				
(UGC Autonomous Institution)				
Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956.				
(Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)				
Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist.,				
Telangana – 501510				
I B. TECH II SEM I – MID Examinations, Jun-2023	BR22			
Branch: CSE Set-I Date: 15-06-2023(FN Subject: ELECTRONIC DEVICES AND CIRCUITS Marks: 20 Time: 2 Hour	·			

PART-B

Ansv	ver any FOUR Questions. All question Carry Equal Marks		4*5 =20 Marks
1	Explain the working of P-N Junction under forward bias		
	& Reverse bias?	(C125.1)	(Evaluating)
2	Define static & dynamic resistances? Derive the	(C125.1)	(Remembering)
	expression for dynamic resistance?		
3	Design the Equivalent circuit of Diode with brief	(C125.1)	(Applying)
	explanation.		
4	Draw a circuit diagram of a Bridge full wave rectifier.	(C125.2)	(Creating)
	Explain its working and draw the input and output		
	waveforms?		
5	Define clipper? Explain any two unbiased clippers with	(C125.2)	(Remembering)
	waveforms?		
6	Construct & Explain the operation of NPN Transistor?	(C125.3)	(Creating)
	Explain its working and draw the input and output waveforms? Define clipper? Explain any two unbiased clippers with	. ,	



UGC Autonomous Institution, Accredited by NAAC with A+ Grade

(Charles and Char

Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Sheriguda(V), Ibrahimpatnam(M), R.R Dist., Telangana – 501 510 I B.Tech II SEM I-Mid Examinations, June-2023

Branch: CSE(A,B,C)

Subject Name: Electronic Devices & Circuits

<u>Part-A</u> <u>Objective/Quiz Paper:</u>

The objective/quiz paper is set with multiple choice, fill-in the blanks and match the following type of questions for a total of 10 marks.

Multiple choices:

1. How many	Terminals doe	s a P-N Junctio	on Contains	()
a) 3	b) 4	c) 2	d) 1		
2. What is the	e cut-in voltage	of silicon PN	Junction diode	()
a) 0.3	b) 0.7	c) 1.1	d) 0.2		
3. What is the	e efficiency of l	Half wave recti	fier	()
a) 81.2%	b) 40.6%	c) 73.5%	d) 78%		
4. The number	er of depletion	regions in a trai	nsistor	()
a) 3	b)2	c)4	d)1		

Fill-in the blanks

The process of adding impurities to pure semiconductors is called______.
 The unwanted ac components present in the output of rectifier is called______.
 Positive clipper circuit removes ______ portion of a wave forms .
 In NPN transistor, ______ are the minority carriers.
 Match the following:

9.

i.	Static Resistance	() a. Forward bias
ii.	Dynamic Resistance	() b. Reverse bias
iii.	Transition Capacitance	() c. V/I
iv.	Diffusion Capacitance	() d. $\Delta V / \Delta I$

X3
BR22



UGC Autonomous Institution, Accredited by NAAC with A+ Grade

Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Sheriguda(V), Ibrahimpatnam(M), R.R Dist., Telangana – 501 510 I B.Tech II SEM I-Mid Examinations, June-2023



BR22

Subject Name: Electronic Devices & Circuits

ANSWER KEY

Descriptive paper key link:

https://drive.google.com/file/d/1UcTRVl8Tm8TOPkTyryFPohR4MT8xMmJ6/view?usp =sharing

Objective Key Paper

Multiple choices:

- 1. c
- 2. b
- 3. b
- 4. b

Fill in the blanks:

- 5. Doping
- 6. Ripples
- 7. Positive
- 8. Electrons


Match the following:

9.

i. c

- ii. d
- iii. b
- iv. a

SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC Autonomous Institution) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510 I B. TECH II SEM II – MID Examinations, August-2023							
Branch: CSE Set-II Date: 18-08-2023(FN) Subject: ELECTRONIC DEVICES AND CIRCUITS Marks: 20 Time: 2 Hours							
Ans	PART-B wer any FOUR Questions. All question Carry Equal Marks	4*5 =20 Ma	arks				
1	Explain how the transistor acts as a switch ?	(C125.3)	(Understanding)				
2	Distinguish Between BJT & JFET?	(C125.5)	(Analyzing)				
3	Discuss the V-I characteristics of JFET?	(C125.5)	(Creating)				
4	Compare JFET & MOSFET?	(C125.5)	(Analyzing)				
5	Define UJT ? Explain the operation of UJT?	(C125.6)	(Remembering)				
6	Demonstrate the construction & Working of Photo Diode?	(C125.6)	(Understanding)				



UGC Autonomous Institution, Accredited by NAAC with A+ Grade



Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Sheriguda(V), Ibrahimpatnam(M), R.R Dist., Telangana – 501 510 I B.Tech II SEM II-Mid Examinations, August-2023 Х3

BR22

Branch: CSE(A,B,C)

Subject Name: Electronic Devices & Circuits

Student Name: H.T.No.:

<u>Part-A</u> <u>Objective/Quiz Paper:</u>

The objective/quiz paper is set with multiple choice, fill-in the blanks and match the following type of questions for a total of 10 marks.

Multiple choices:

a) 2 How a) 3. A J	FET has three terminals, namely cathode, anode, grid b) emitter, by	nitter Channel I	d) None of th MOSFET? c)4	(d)1 ()
a) <u>Fill-in</u> 1. The 2. The 3. The 4. Write	her diode is used as An Amplifier b)A Voltage Regula <u>a the blanks</u> e relation between α &β is e input impedance of MOSFET is e Zener diode is always operated in ite the Terminals of UJT <u>h the following:</u>		 than the JFET) Rectifier
9.					
i.	Zener Diode	() a) Variable Capacit	or	
ii	Varactor Diode	() b) Optical Source		
iii	UJT	() c) Voltage Regulate	or	
iv	LED	() d)Uni Junction Tra	nsistor	



UGC Autonomous Institution, Accredited by NAAC with A+ Grade

Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Sheriguda(V), Ibrahimpatnam(M), R.R Dist., Telangana – 501 510 **I B.Tech II SEM II-Mid Examinations, August-2023** Subject Name: **Electronic Devices & Circuits**



ANSWER KEY

Descriptive paper key link:

https://drive.google.com/file/d/1q9uv5511JnEHBAb0URTHfMXUb6adeSCe/view?u sp=drive_link

Objective Key Paper

Multiple choices:

- 1. c
- 2. d
- 3. c
- 4. b

Fill in the blanks:

- 5. $\alpha = \beta/1 + \beta$; $\beta = \alpha/1 \alpha$
- 6. More
- 7. Reverse Bias
- 8. Base1; Base2;Emitter

Match the following:

9. i. c ii. a iii. d iv. b

Mid-1 & Mid-2student answer scripts :

https://drive.google.com/file/d/1e2D2oQos4XL0KjG41BaVKl04UNEc6KXq/view?usp=driv e_link

https://drive.google.com/file/d/1lbpMhFxSX8GyPRPfFcusWmgFgPPHhSNT/view?u sp=drive_link




SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC Autonomous Institution) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hvderabad)

Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

ASSIGNMENT QUESTIONS (MID-I)

ELECTRONIC DEVICES AND CIRCUITS (SEM-II)

Explain the working of P-N Junction under forward bias & (CO1) (Comprehension) 1 Reverse bias? 2 Define static & dynamic resistances? Derive the expression (CO1) (Knowledge) for dynamic resistance? What is meant by diffusion & Transition Capacitances? 3 (CO1) (Remembering) Derive the expression for diffusion capacitance? 4 Discuss equivalent circuit of Diode? (CO1) (Creating) 5 Draw a circuit diagram of a Bridge full wave rectifier. (CO2) Explain its working and draw the input and output (Knowledge) waveforms? Derive the Efficiency of half-Wave rectifier? 6 (CO2) (Remembering) 7 Discuss any two unbiased clippers with waveforms? (CO2) (Creating) 8 Explain the operation of Capacitor-Filter with neat (CO2) (Comprehension) diagrams? 9 Explain the construction and operation of NPN Transistor? (Comprehension) (CO3) 10 Explain the input and output characteristics of Transistor in (CO3) (Comprehension) CE configuration.



MID-1 Assignment link :

https://drive.google.com/file/d/1R42KtrfI_V33tFCNZSAstSK9ExmYUs_b/view?usp=drive_1 ink




SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC Autonomous Institution) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad)

Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

ASSIGNMENT QUESTIONS (MID-II)

ELECTRONIC DEVICES AND CIRCUITS (SEM-II)

1	Compare CB, CE, CC configurations?	(CO4)	(Analyzing)
2	Explain how the transistor acts as a switch ?	(CO3)	(Comprehension)
3	Discuss Switching times of a Transistor?	(CO3)	(Creating)
4	Distinguish Between BJT & JFET?	(CO5)	(Analyzing)
5	Explain the Construction & Working of N-Channel JFET?	(CO5)	(Comprehension)
6	Discuss the V-I characteristics of JFET?	(CO5)	(Creating)
7	Compare JFET & MOSFET?	(CO5)	(Analyzing)
8	Explain how the MOSFET acts as a Capacitor ?	(CO5)	(Comprehension)
9	Explain the Working & V-I Characteristics of Zener Diode?	(CO6)	(Comprehension)
10	Explain the Construction & Working of Varactor Diode?	(CO6)	(Comprehension)
11	Discuss the working conditions of Tunnel Diode?	(CO6)	(Creating)
12	Define UJT ? Explain the operation of UJT?	(CO6)	(Remembering)
13	Demonstrate the construction & Working of Photo Diode?	(CO6)	(Understanding)



MID -2 Assignment

https://drive.google.com/file/d/14FZcLctxqL-pyCZMKitsU8dRrVdemSh2/view?usp=sharing



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC Autonomous Institution) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

FOR MID 1							
S.NO.	DESCRIPTION	MARKS	BLOOMS TAXONOMY	СО			
1	Working Principle of PN Junction	3	-	(C125.1)			
1	PN Junction Forward bias, Reverse bias connection diagrams	2	(Evaluating)	(C125.1)			
2	Definition for Static ,dynamic resistances	2	(Remembering)	(C125.1)			
2	Derivation for Static ,dynamic resistances	3	(Remembering)	(C125.1)			
3	Explanation for Equivalent circuit	2	(Applying)	(C125.1)			
5	Diagrams for Equivalent circuit	3	(Applying)	(C123.1)			
4	Bridge full wave rectifier circuit diagram, waveforms	2.5	(Creating)	(C125.2)			
	Bridge full wave rectifier working principle	2.5		· · · ·			
5	Definition, Working of Clippers	2.5	(Domomboring)	(C125.2)			
5	circuit diagram, waveforms of clippers	2.5	(Remembering)	(C123.2)			
6	NPN Transistor Construction	2	(Creating)	(C125.3)			
6	NPN Transistor Working	3	(Creating)	(C123.3)			

SCHEME OF EVALUATION

FOR MID 1

FOR MID2

S.NO.	DESCRIPTION	MARKS	BLOOMS TAXONOMY	СО	
	For circuit diagram OF transistor	3			
1	Derivation Part	2	(Understanding)	(C125.3)	
2	Explanation for BJT	2.5	(Analyzing)	(C125.5)	
2	Explanation for JFET	2.5	(Anaryznig)	(C123.3)	
	JFET V-I characteristics waveform, Circuit				
3	diagram of JFET	3	(Creating)	(C125.5)	
	Explanation of JFET	2			
4	Explanation for MOSFET Explanation for JFET	2.5 2.5	(Analyzing)	(C125.5)	
5	Circuit diagram, symbol of UJT	2.5	(Domombonic a)	(C125.6)	
5	Operation of UJT	2.5	(Remembering)	(C125.6)	
6	Photo diode symbol, Construction	2	(Understanding)	(C125.6)	
6	Working Principle	3	(Understanding)	(C123.0)	



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC Autonomous Institution) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

Result Analysis :		CSE
		
Course Title	ELECTRONIC DEVICES & CIRCUITS	
Course Code	EC201ES	
Programme	B.Tech	
Year & Semester	Ist year 2 nd semester	
Regulation	R22	
Course Faculty	T.Bhavani, Assistant Professor, ECE	

Weak Students:

S No	Roll no	No of backlogs	Internal-I Status (35Marks)	Internal-II Status (40Marks)
1	22X31A0507	3	24	31
2	22X31A0519	5	25	29
3	22X31A0522	4	23	22
4	22X31A0524	4	23	21
5	22X31A0525	3	31	19
6	22X31A0527	4	24	19
7	22X31A0535	4	19	19
8	22X31A0537	4	5	22
9	22X31A0538	3	23	29
10	22X31A0539	3	27	27
11	22X31A0542	3	28	32
12	22X31A0548	4	25	20
13	22X31A0556	3	20	27
14	22X31A0564	3	28	29

Advanced learners:

S No	Roll No	Type of support provided
1	22X31A0502	
2	22X31A0504	Advanced concepts materials is provided for advanced
3	22X31A0508	learners, Subject seminars are presented by advanced learnersin the class, advanced learners are encouraged to support slow
4	22X31A0523	learners.
5	22X31A0529	
6	22X31A0530	
7	22X31A0531	
8	22X31A0533	
9	22X31A0545	
10	22X31A0547	
11	22X31A0549	
12	22X31A0550	
13	22X31A0552	
14	22X31A0553	
15	22X31A0555	
16	22X31A0558	
17	22X31A0559	
18	22X31A0562	





SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC Autonomous Institution) Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

RESULT ANALYSIS AT THE END OF SEMISTER

Branch: CSE

Subject: ELECTRONIC DEVICES & CIRCUITS





SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC AUTONOMOUS INSTITUTION)



Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

DEPARTMENT OF HUMANITIES AND SCIENCE <u>REMEDIAL CLASSES TIME TABLE</u>

DAY/ PERIOD	MON 4.00-5.00	TUE 4.00-5.00	WED 4.00-5.00	THUR 4.00-5.00	FRI 4.00-5.00	SAT 4.00-5.00
CSE-A	ODE&VC	ENG	EDC	AP	ODE&VC	AP
CSE-B	AP	EDC	ODE&VC	ENG	EDC	ENG
CSE-C	ENG	AP	EDC	ODE&VC	AP	ODE&VC
				-	-	
DAY/	MON	TUE	WED	THUR	FRI	SAT
PERIOD	4.00-5.00	4.00-5.00	4.00-5.00	4.00-5.00	4.00-5.00	4.00-5.00
DS	EDC	AP	ODE&VC	ENG	EDC	ODE&VC
CYBER	ENG	EDC	AP	ODE&VC	AP	ENG
DAY/	MON	TUE	WED	THUR	FRI	SAT
PERIOD	4.00-5.00	4.00-5.00	4.00-5.00	4.00-5.00	4.00-5.00	4.00-5.00
AIML-A	ODE&VC	EC	EDC	BEE	EC	ODE&VC
AIML-B	BEE	EDC	ODE&VC	EC	BEE	EDC

DAY/ PERIOD	MON 4.00-5.00	TUE 4.00-5.00	WED 4.00-5.00	THUR 4.00-5.00	FRI 4.00-5.00	SAT 4.00-5.00
AI&DS	BEE	EC	ODE&VC	EDC	BEE	EC
ΙΟΤ	EC	ODE&VC	EDC	BEE	ODE&VC	EDC

DAY/ PERIOD	MON 4.00-5.00	TUE 4.00-5.00	WED 4.00-5.00	THUR 4.00-5.00	FRI 4.00-5.00	SAT 4.00-5.00
ECE	ODE&VC	BEE	EC	EDC	BEE	EC
CIVIL	ODE&VC	BEE	EC	AM	BEE	EC

Head of the Department Department of H&S SRI INDU INSTITUTE OF ENGG & TECH reriouda(M Ibrahimostnam (M) R.R. Dist-501 516

Sri Indu Institute of Engineering & Tech. Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.

Department of Humanities & Sciences

Course Outcome Attainment (Internal Examination-1)

Nam	e of the faculty	TRH	Δ\/ΔΝ			Cou					Year		IIII I		am	nain	<u>, 11-1)</u>		-2023		
	ch & Section:			<u></u>						ninati		•						I Inte			
	se Name:	EDC	A						Year		IOII. I								ster:	п	
			011	01	01	01	01	01				04	04	05	071	05	0(A 1
S.No		Q1a	QID	QIC	Q2a	Q2b	Q2c		QSD	Qsc		Q4b	Q4c	Q5a	Q50	Q50		Qod	Q6c		A1
	Marks ==>	5 3.5			5			5 4			5			5			5			10	5 5
1 2	22X31A0501 22X31A0502	3.5			4.5 5			4			5			5			2.5			9 10	5
	22X31A0502 22X31A0503	4			5			4.5			2.5			Э						9	5
4	22X31A0503	5			5			5			2.5			5						10	5
5	22X31A0504	4.5			5			5			4.5			5						9	5
6	22X31A0506	5			5						4.5						4			10	5
7	22X31A0507	4			4									2.5						8	5
8	22X31A0508				5			5						5						9	5
9	22X31A0509	3			4									3			4			9	5
10	22X31A0510	3 1/2			4.5												3.5			9	5
11	22X31A0511	5			4.5			4.5						3.5						8	5
12	22X31A0512	4			4						4						3			8	5
13	22X31A0513	4			3 2.5						2.5			1.5						6	5 5
14 15	22X31A0515 22X31A0516	3.5			3.5						2.5			4			3.5			8 8	5
	22X31A0516 22X31A0517	4			3.5						1.5			4	\vdash		5.5			0 7	5
	22X31A0517 22X31A0518	5			5			4.5			4									9	5
	22X31A0519	4									-			4			2.5			9	5
	22X31A0520	4			3.5															9	5
	22X31A0521	5			5			4						3						9	5
	22X31A0522	1.5			3.5			3.5									3			6	5
	22X31A0523	5			3.5			4						5						9	5
	22X31A0524	4			4.5															9	5
	22X31A0525	4 4.5			5			4			2.5			4.5			4			8	5 5
	22X31A0526 22X31A0527	4.5									3.5 3			3.5			4 2.5			8 9	5
	22X31A0527 22X31A0528	4			4						2.5						2.5			9	5
	22X31A0528	4.5			-						3.5			4			3.5			8	5
	22X31A0530	5			5						4.5			2.5						8	5
30	22X31A0531	5			5						4.5			5						9	5
31	22X31A0533	5			5			5			5									9	5
32	22X31A0534	4			3.5						2.5			4						10	5
33	22X31A0535	4																		10	5
34	22X31A0536	5			5			4			4.5									9 AB	5
35 36	22X31A0537 22X31A0538	4			2.5						1									АБ 10	5
	22X31A0538	4			5						1			2.5						10	5
	22X31A0540	5			5									2.5			3			10	5
	22X31A0541	5			4									5						10	5
40	22X31A0542	5			2						3			3.5						9	5
41	22X31A0543	5			4.5			5						4						10	5
42	22X31A0544	5			5			5						4						10	5
43	22X31A0545	5			5			5			5									9	5
	22X31A0546	4						3.5			-			2.5						10	5
45 46	22X31A0547 22X31A0548	5			5 2			5			5			2.5						10 10	5
40	22X31A0548 22X31A0549	5			5						5			2.5						10	5
	22X31A0549	5			5			4			5			-						7	5
	22X31A0551	5	1		5	1		3.5			3.5						1			9	5
50	22X31A0552	5	1			1		5						4.5			4.5			9	5
51	22X31A0553	5			5			5						4						8	5
52	22X31A0554	5			4.5			5						3.5						8	5
53	22X31A0555	5			4.5			4.5			4									8	5
54	22X31A0556	4.5						2									1			7	5
	22X31A0557	4																		7	5
56	22X31A0558	5			5			4			4			3.5						9 8	5
57 58	22X31A0559 22X31A0560	5			3			3 4			4			3.5						8	5
59	22X31A0560 22X31A0561	5			4			2.5			2.5			5.5						8	5
60	22X31A0501 22X31A0562	5			4.5			5			3.5									8	5
	22X31A0563	4			5						-			5			4			9	5
	22X31A0564	5						3.5						3.5			3			8	5
63	22X31A0565	5			2.5									4			2			8	5



Target set by the faculty / HoD	3.00	0.00	0.00	3.00	0.00	0.00	3.00	0.00	0.00	3.00	0.00	0.00	3.00	0.00	0.00	3.00	0.00	0.00	6.00	3.00
Number of students																				
performed above	59	0	0	46	0	0	30	0	0	22	0	0	27	0	0	12	0	0	62	63
the target	55	U	0	40	0	0	50	0	0	22	0	0	21	0	0	12	0	0	02	05
8																				
Number of	60	0	0	51	0	0	32	0	0	29	0	0	34	0	0	18	0	0	63	63
students attempted																				
Percentage of																				
students scored	98%			90%			94%			76%			79%			67%			98%	100%
more than target																				
CO Mapping with H	Exam	Quest	ions:																	
CO - 1	Y			Y															Y	Y
CO - 2							Y			Y						Y			Y	Y
CO - 3													Y						Y	Y
CO - 4																				
CO - 5																				
CO - 6																				
>Target %	98%			90%			94%			76%			79%			67%			98%	100%
CO Attainment base	ed on	Exam	Ques	tions:																L
CO - 1	98%			90%															98%	100%
CO - 2							94%			94%						94%			98%	100%
CO - 3							-			-			94%			-			98%	100%
CO - 4													2170						2070	10070
CO - 5																				
CO - 6																				
																				LI
CO	Subj	obj		Asgn	(Overal	1		Leve	1									Attainm	ent Leve
CO-1	94%	94%		100%		96%			3.00										1	40%
CO-2	94%	95%		100%		96%			3.00										2	60%
CO-3	94%	96%		100%		97%			3.00										3	>60%
CO-4	l	l																		
00.5	1	1																		

CO-5 CO-6 Attainment (Internal 1 Examination) = 3.00

Department of Humanities & Sciences Course Outcome Attainment (Internal Examination-2)

annon an

	ne of the facul									lemic		:								<u>2022-</u>		
	nch & Section rse Name:	: <u>CSE-A</u> EDC	<u>\</u>						Exar Year	ninati 	ion: I									II Inter Semes		П
S.No		Q1a	Q1b	014	020	026	020	030			_	04h	040	050	05h	054	06	06	06	Obj	A2	viva/
Max	. Marks ==>	<u>Q1a</u> 5	QID	Q1c	Q2a 5	Q20	Q2¢	Q3a 5	QSD	QSC	Q4a 5	Q4D	Q4C	Q5a 5	Qon	QSC	Q0a 5	Qon	Qoc	10	5	ppt 5
1	22X31A0501	5			3			2			2			5			5			10	4	5
2	22X31A0502	5			4.5			4.5			4.5									10	5	5
3	22X31A0503	2			3			_			3.5						3			10	1	5
4	22X31A0504 22X31A0505	4			5 4			5 4.5			5 5						4.5			10 10	3	5 5
6	22X31A0505 22X31A0506	4			3.5			4.5			3									10	5	5
7	22X31A0507	3			4.5			2			5									8	3	5
8	22X31A0508	4			4						5			4						10	5	5
9	22X31A0509	4			4.5															10	5	5
10	22X31A0510	4			4			3			5			2			2			9	3	5
11	22X31A0511 22X31A0512	4			4.5 4						5 4			2			3			10 10	2	5 5
12		2			4						4			2						10	4	5
14	22X31A0515	4			5			4			4									10	5	5
15		4			4			2												10	4	5
16		3			4			2			3									10	5	5
17	22X31A0518	3.5			4.5			2			4									10	5	5
18	22X31A0519	3			3						3									10	5	5
19 20	22X31A0520 22X31A0521	2.5			5 4.5			2			2.5									10 9	3	5 5
20	22X31A0522	2.0			4.5			3			2.5			3.5						9	1	5
22	22X31A0523				4.5			2.5			4						4			10	5	5
23	22X31A0524				4			1			2									6	3	5
24	22X31A0525				4															7	3	5
25	22X31A0526	5			4						2.5			0.5			4.5			10	5	5
26		2			3			2			2.5			-			2			6 9	2 4	5 5
27 28	22X31A0528 22X31A0529	4.5			5			Z						3.5			3			9 10	4	5
20	22X31A0530	5			4.5			4.5			5			5.5			-			10	5	5
	22X31A0531	5			5			-			4			2.5						10	5	5
31	22X31A0533	4.5			4.5						4.5						5			10	5	5
32	22X31A0534				4						3			-			-			7	0	5
33	22X31A0535	2 4.5			-						-			2						10	2	5
34 35	22X31A0536 22X31A0537	4.5			5 5						5			3						10 8	5 4	5 5
36		4			4			2			4									7	3	5
37	22X31A0539				3			3									3.5			8	4	5
38	22X31A0540				4.5						4.5			4						9	5	5
39	22X31A0541	4			4			2			4			-			-			6	3	5
40	22X31A0542	3.5			4.5			3			2			-						10	4	5
41	22X31A0543 22X31A0544	3			4			4			4			3						10 8	5	5 5
43		5			5			-			5			4			4.5			8	5	5
	22X31A0546				4						2			-						8	3	5
45	22X31A0547	4.5			5						5						4.5			10	5	5
46	22X31A0548																4			9	2	5
47	22X31A0549	5			5						5			5						10	5	5
48	22X31A0550 22X31A0551	5			5 5						5 5	<u> </u>		3 4						10 9	5	5
49 50	22X31A0551 22X31A0552	4 5			5			4.5			5			4						9	5	5 5
51	22X31A0553	5			5			3.5			5									9 10	5	5
52	22X31A0554				5			-						3			4.5			10	5	5
53	22X31A0555	5			5			4			4									9	4	5
54	22X31A0556				2			3.5									2			8	3	5
55		3.5			4			2			4			-						10	5	5
56	22X31A0558	5			5			5			4			5			4.5			10 9	2	5 5
57 58	22X31A0559 22X31A0560				5			5 2.5			3						4.5			9	5	5
59	22X31A0500	3.5			4			3									1.5			9	5	5
60	22X31A0562	5			5			5			4.5									10	5	5
61	22X31A0563	4.5			3.5															10	4	5
	22X31A0564				3.5			3.5			4									9	4	5
63	22X31A0565	0.5			4		l	3						4					l	9	5	5

arget set by the culty / HoD	3.00	0.00	0.00	3.00	0.00	0.00	3.00	0.00	0.00	3.00	0.00	0.00	3.00	0.00	0.00	3.00	0.00	0.00	6.00	3.00	3.00
umber of udents erformed above le target	40	0	0	57	0	0	20	0	0	38	0	0	13	0	0	13	0	0	63	55	63
umber of udents attempted	47	0	0	59	0	0	33	0	0	44	0	0	18	0	0	16	0	0	63	63	63
ercentage of udents scored ore than target	85%			97%			61%			86%			72%			81%			100%	87%	100%
O Mapping with	Exam	Questio	ns:																		
CO - 1																					
CO - 2																					
CO - 3	Y																		Y	Y	Y
CO - 4							Y												Y	Y	Y
CO - 5										Y			Y						Y	Y	Y
CO - 6				Y												Y			Y	Y	Y
5 Students Scored >Target %	85%			97%			61%			86%			72%			81%			100%	87%	100%
O Attainment ba	sed on	Exam Q)uesti	ons:	1	1							1			1	1				
CO - 1																					
CO - 2																					
CO - 3	85%																		100%	87%	87%
CO - 4		1					85%												100%	87%	87%
CO - 5										85%			85%						100%	87%	87%
CO - 6				85%												85%			100%	87%	100%
60	C1-2	.1.1				0	11		Lava	1	1								A 44 - 9		(T
CO -1	Subj	00]	aasgr	ppt	-	Overa	11		Leve	1										inmen 4	t Leve
CO-1 CO-2																			2		0%
CO-2 CO-3	85%	100%	870/	87%		90%			3										2		0% 50%
	85%																		3	>(50 /0
CO-4		100%		87%		90%			3.00												
CO-5	85%	100%		87%		90%			3.00												
CO-6	85%	100%	87%	100%		93%			3.00												



Department of Humanities & Sciences Course Outcome Attainment (University Examinations)

	of the faculty :			Academic	
	h & Section:	<u>CSE-A</u>		Year / Sem	nester:
	Name:	EDC	1		
S.No	Roll Number			S.No	Roll Num
1	22X31A0501	21		36	22X31A0
2	22X31A0502	48		37	22X31A0
3	22X31A0503	27		38	22X31A0
4	22X31A0504	42		39	22X31A0
5	22X31A0505	29		40	22X31A0
6	22X31A0506	28		41	22X31A0
7	22X31A0507	33		42	22X31A0
8	22X31A0508	35		43	22X31A0
9	22X31A0509	35		44	22X31A0
10	22X31A0510	29		45	22X31A0
11	22X31A0511	41		46	22X31A0
12	22X31A0512	38		47	22X31A0
13	22X31A0513	31		48	22X31A0
14	22X31A0515	25		49	22X31A0
15	22X31A0516	27		50	22X31A0
16	22X31A0517	23		51	22X31A0
17	22X31A0518	37		52	22X31A0
18	22X31A0519	21		53	22X31A0
19	22X31A0520	22		54	22X31A0
20	22X31A0521	28		55	22X31A0
21	22X31A0522	23		56	22X31A0
22	22X31A0523	32		57	22X31A0
23	22X31A0524	23		58	22X31A0
24	22X31A0525	22		59	22X31A0
25	22X31A0526	22		60	22X31A0
26	22X31A0527	23		61	22X31A0
27	22X31A0528	34		62	22X31A0
28	22X31A0529	49		63	22X31A0
29	22X31A0530	34			
30	22X31A0531	43			
31	22X31A0533	50			
32	22X31A0534	22			
33	22X31A0535	21			
34	22X31A0536	31			
35	22X31A0537	22			
Max M		60		-	
	verage mark		30		Attainment
	-	formed above the target	31		1
	r of successful st		63	1	2
	-	cored more than target	49%	4	3
Attai	inment leve		2		

36 37 38	22X31A0538 22X31A0539 22X31A0540	22 23
38	22 X 31 A 0540	23
	22A31A0340	33
39	22X31A0541	22
40	22X31A0542	22
41	22X31A0543	29
42	22X31A0544	37
43	22X31A0545	35
44	22X31A0546	22
45	22X31A0547	49
46	22X31A0548	13
47	22X31A0549	41
48	22X31A0550	31
49	22X31A0551	35
50	22X31A0552	26
51	22X31A0553	39
52	22X31A0554	24
53	22X31A0555	32
54	22X31A0556	0
55	22X31A0557	10
56	22X31A0558	43
57	22X31A0559	33
58	22X31A0560	36
59	22X31A0561	31
60	22X31A0562	41
61	22X31A0563	21
62	22X31A0564	
63	22X31A0565	31

<u>2022-2023</u> <u>| / ||</u>

Attainment Level	% students
1	40%
2	60%
3	>60%



Department of Humanities & Sciences Course Outcome Attainment

- ANIMPATT					
Name of the faculty	T.BHAVAN	<u>II</u>		Academic Year:	<u>2022-2023</u>
Branch & Section:	<u>CSE-A</u>			Examination:	<u>l Internal</u>
Course Name:	<u>EDC</u>			Year:	<u>l</u>
				Semester:	<u>II</u>
	lst				
Course Outcomes	Internal	2nd Internal	Internal		
	Exam	Exam	Exam	University Exam	Attainment Level
C01	3.00		3.00	2.00	2.30
CO2	3.00		3.00	2.00	2.30
CO3	3.00	3.00	3.00	2.00	2.30
CO4		3.00	3.00	2.00	2.30
CO5		3.00	3.00	2.00	2.30
CO6		3.00	3.00	2.00	2.30
Inter	nal & Unive	rsity Attainment:	3.00	2.00	
		Weightage	30%	70%	
CO Attainment for th	e course (In	ternal, University	0.90	1.40]
CO Attainment for	the course	(Direct Method)		2.30]

Overall course attainment level2.30



Department of Humanities & Sciences <u>Program Outcome Attainment (from Course)</u>

Name of Branch 8		•	<u>T.BHA</u> <u>CSE-A</u>					Acade Year:	emic Year	:	<u>2022-202</u> I	23		
Course N	lame:		EDC					Seme	ster:		II			
CO-PO m	nappin	g												
	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
CO1	3	2	-	-	3	-	-	-	-	-	2	3	3	3
CO2	-	1	3	-	-	-	1	-	-	-	2	2	3	3
CO3	1	3	-	-	2	1	-	-	-	-	2	-	3	3
CO4	2	-	2	2	-	-	-	-	-	-	2	3	3	3
CO5	2	3	3	-	3	-	-	1	-	-	2	2	3	3
CO6	3	3	-	-	3	-	-	-	1	1	2	3	3	3
Course	2.20	2.40	2.67	2.00	2.75	1.00	1.00	1.00	1.00	1.00	2.00	2.60	3.00	3.00

со	Course Outcome Attainment	
	2.30	
CO1		
	2.30	
CO2		
	2.30	
CO3		
	2.30	
CO4		
	2.30	
CO5		
CO6	2.30	
Overall	Il course attainment level 2.30	

PO-ATTAINMENT

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
со												
Attainme												
nt	1.69	1.84	2.04	1.53	2.11	0.77	0.77	0.77	0.77	0.77	1.53	1.99

CO contribution to PO - 33%, 67%, 100% (Level 1/2/3)



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (UGC AUTONOMOUS INSTITUTION)

Accredited by NAAC A+ Grade, Recognized under 2(f) of UGC Act 1956. (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda(V), Ibrahimpatnam(M), Ranga Reddy Dist., Telangana – 501510

ATTENDANCE REGISTER

https://drive.google.com/file/d/1hbo3vTx0Gk1Ro7jE0HZmZ4xeBDgWvzH9/view?usp=sharing