

Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

# **COURSE FILE**

ON

## **COMPILER DESIGN**

## Course Code - CS601PC

## III B.Tech II-SEMESTER

## A.Y.: 2022-2023

Prepared by

Dr. SasiKumar D Associate Professor

B. Rotta Kauld Computer Science & Engg. Dept. SRI INDU INSTITUTE OF ENGG & TECH. SherigudaM, Ibrahmnatnam/M), R.R.Disi-501 1C.

Sri Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.

Main Road, Sheriguda, Ibrahimpatnam, R.R. Dist. 501 510. Campus Ph:9640590999, 9347187999, 8096951507.



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

### DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Academic Year	2022-2023
Course Title	COMPILER DESIGN
Course Code	CS601PC
Programme	B.Tech
Year & Semester	III year II-semester
<b>Branch &amp; Section</b>	CSE-A
Regulation	R18
Course Faculty	Dr.Sasikumar D, AssociateProfessor
	Index of Course Elle

#### **Index of Course File**

S. No.	Name of the content
1	Institute vision and mission
2	Department vision and mission /PEO
3	POs /PSOs
4	Course Syllabus with Structure
5	Course Outcomes (CO)
6	Mapping CO with PO/PSO; Course with PO/PSO with Justification
7	Academic Calendar
8	Time table - highlighting your course periods including tutorial
9	Lesson plan with number of hours/periods, TA/TM, Text/Reference book
10	Web references
11	Lecture notes
12	List of Power point presentations / Videos
13	University Question papers
14	Internal Question papers, Key with CO and BT
15	Assignment Question papers mapped with CO and BT
16	Result Analysis to identify weak and advanced learners - 3 times in a semester
17	Result Analysis at the end of the course
18	Remedial class for weak students - schedule and evidences
19	Advance Learners- Engagement documentation
20	CO, PO/PSO attainment sheets
21	Attendance register (Theory/Tutorial/Remedial) - Teacher/Course delivery record; Continuous evaluation
22	Course file (Digital form)

Main Road, Sheriguda, Ibrahimpatnam, R.R. Dist. 501 510. Campus Ph:9640590999, 9347187999, 8096951507.



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

## DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

## **INSTITUTE VISION AND MISSION**

### Vision:

To become a premier institute of academic excellence by providing the world class education that transforms individuals into high intellectuals, by evolving them as empathetic and responsible citizens through continuous improvement.

## Mission:

IM1: To offer outcome-based education and enhancement of technical and practical skills.

IM2: To continuous assess of teaching-learning process through institute-industry

collaboration ..

IM3: To be a centre of excellence for innovative and emerging fields in technology

development with state-of-art facilities to faculty and students fraternity.

**IM4:** To create an enterprising environment to ensure culture, ethics and social responsibility among the stakeholders

Computer Science & Engg. Dept. SRI INDU INSTITUTE OF ENGG & TECH. Sheriguda(V), Ibrahimnatham/M), R.R.Dist-501 10

PRINCIPAL Sri Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.

Main Road, Sheriguda, Ibrahimpatnam, R.R. Dist. 501 510. Campus Ph:9640590999, 9347187999, 8096951507.



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

## DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

## **DEPARTMENT VISION AND MISSION**

## Vision:

To become a prominent knowledge hub for learners, strive for educational excellence with innovative and industrial techniques so as to meet the global needs.

## **Mission:**

- **DM1**: To provide ambience that enhances innovations, problem solving skills, leadership qualities, decision making, team-spirit and ethical responsibilities.
- **DM2**: To impart quality education with professional and personal ethics, so as to meet the challenging technological needs of the industry and society.
- To provide academic infrastructure and develop linkage with the world class **DM3**: organizations to strengthen industry-academia relationships for learners.
- To provide and strengthen new concepts of research in the thrust area of Computer **DM4**: Science and Engineering to reach the needs of Government and Society.

Computer Science & Engg. Dept. SRI INDU INSTITUTE OF ENGG & TECH. Sheriguda(V), Ibrahmnatnam/M), R.R.Dist-501 10

PRINCIPAL Sri Indu Institute of Engineering & Tech

Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.

https://siiet.ac.in

Main Road, Sheriguda, Ibrahimpatnam, R.R. Dist. 501 510. Campus Ph: 9640590999, 9347187999, 8096951507.



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

## DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

## **PROGRAM EDUCATIONAL OBJECTIVES**

- **PEO1:** To develop trained graduates with strong academic and technical skills of modern computer science and engineering.
- **PEO2:** To promote trained graduates with leadership qualities and the ability to solve real time problems using current techniques and tools in interdisciplinary environment.
- **PEO3:** To motivate the graduates towards lifelong learning through continuing education and professional development.

## PROGRAM SPECIFIC OUTCOMES

- **PSO1 : Professional Skills:** To implement computer programs of varying complexity in the areas related to Web Design, Cloud Computing, Network Security and Artificial Intelligence.
- **PSO2: Problem-Solving Skills**: To develop quality products using open ended programming environment.

B. Ratia Kaul Computer Science & Engg. Dept. SRI INDU INSTITUTE OF ENGG & TECH. Sheriguda(V), Ibrahimnatham/M), R.R.Dist-501 10.

PRINCIPAL Sri Indu Institute of Engineering & Tech Sheriguda(Vill), Ibrahimpatnam R.R. Dist. Telangana-501 510.

https://siiet.ac.in

Main Road, Sheriguda, Ibrahimpatnam, R.R. Dist. 501 510. Campus Ph:9640590999, 9347187999, 8096951507.



Recognized Under 2(f) of UGC Act 1956 Approved by AICTE, New Delhi Affiliated to JNTUH, Hyderabad.

#### **PROGRAMME OUTCOMES (POs)**

- **PO1:** Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- **PO2: Problem analysis:** Identify, formulate, review research literature, and analyse complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- **PO3: Design/development of solutions:**Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- **PO4:** Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- **PO5:** Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
- **PO6:** The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- **PO7:** Environment and sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- **PO8:** Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- **PO9:** Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- **PO10:** Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- **PO11: Project management and finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- **PO12:** Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

Main Road, Sheriguda, Ibrahimpatnam, R.R. Dist. 501 510. Campus Ph:9640590999, 9347187999, 8096951507.

#### JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITYHYDERABAD B.Tech. in COMPUTER SCIENCE AND ENGINEERING III YEAR COURSE STRUCTURE AND SYLLABUS(R18) Applicable From 2018-19 Admitted Batch

## III YEAR I SEMESTER

S. No.	Course Code	Course Title		Т	Р	Credits
1	CS501PC	Formal Languages & Automata Theory	3	0	0	3
2	CS502PC	Software Engineering	3	0	0	3
3	CS503PC	Computer Networks	3	0	0	3
4	CS504PC	Web Technologies	3	0	0	3
5	CS515PE	Professional Elective -I	3	0	0	3
6		Professional Elective -II	3	0	0	3
7	CS505PC	Software Engineering Lab	0	0	3	1.5
8	CS506PC	Computer Networks & Web Technologies Lab	0	0	3	1.5
9	EN508HS	Advanced Communication Skills Lab	0	0	2	1
10	*MC510	Intellectual Property Rights	3	0	0	0
		Total Credits	21	0	8	22

#### **III YEAR II SEMESTER**

S. No.	Course Code	Course Title	L	Т	Ρ	Credits
1	CS601PC	Machine Learning	3	1	0	4
<mark>2</mark>	CS602PC	Compiler Design	<mark>3</mark>	<mark>1</mark>	<mark>0</mark>	<mark>4</mark>
3	CS603PC	Design and Analysis of Algorithms	3	1	0	4
4		Professional Elective – III	3	0	0	3
5		Open Elective-I	3	0	0	3
6	CS604PC	Machine Learning Lab	0	0	3	1.5
7	CS605PC	Compiler Design Lab	0	0	3	1.5
8		Professional Elective-III Lab	0	0	2	1
9	*MC609	Environmental Science	3	0	0	0
		Total Credits	18	3	8	22

#### CS602PC:COMPILERDESIGN

#### IIIYearB.Tech. CSEII-Sem

LT PC 3104

#### Prerequisites

- 1. A course on "Formal Languages and Automata Theory
- 2. A course on "Computer Organization and architecture"
- 3. A course on" Computer Programming and Data Structures"

#### Course Objectives:

Introduce the major concepts of language translation and compiler design and impart the knowledge of practical skills necessary for constructing a compiler.

Topics include phases of compiler, parsing, syntax directd translation, type checking use of symbol tables, code optimization techniques, intermediate code generation, code generation and data flow analysis.

#### **Course Outcomes:**

- Demonstrate the ability to design a compiler given a set of language features.
- Demonstrate the knowledge of patterns, tokens & regular expressions for lexical analysis.
- Acquireskillsinusinglextool&yacctoolfordevleopingascannerandparser.
- Design and implement LL and LR parsers
- Designalgorithmstodocodeoptimizationinordertoimprovetheperformanceof aprogramin terms of space and time complexity.
- Design algorithms to generate machine code.

#### UNIT-I

**Introduction:** The structure of a compiler, the science of building a compiler, programming language basics

**Lexical Analysis:** The Role of the Lexical Analyzer, Input Buffering, Recognition of Tokens, The Lexical AnalyzerGeneratorLex, FiniteAutomata, FromRegularExpressionstoAutomata, Designofa Lexical-Analyzer Generator, Optimization of DFA-Based Pattern Matchers.

#### UNIT-II

**Syntax Analysis:** Introduction, Context-Free Grammars, Writing a Grammar, Top-Down Parsing, Bottom-Up Parsing, Introduction to LR Parsing: Simple LR, More Powerful LR Parsers, Using Ambiguous Grammars and Parser Generators.

#### UNIT-III

**Syntax-Directed Translation:**Syntax-Directed Definitions, EvaluationOrdersforSDD's, Applications of Syntax-Directed Translation, Syntax-Directed Translation Schemes, Implementing L-Attributed SDD's.

**Intermediate-Code Generation:** Variants of Syntax Trees, Three-Address Code, Types and Declarations, Type Checking, Control Flow, Switch-Statements, Intermediate Code for Procedures.

#### UNIT-IV

**Run-Time Environments:** Stack Allocation of Space, Access to Nonlocal Data on the Stack, Heap Management, Introduction to Garbage Collection, Introduction to Trace-Based Collection.

**Code Generation:** Issues in the Design of a Code Generator ,The Target Language, Addresses int he Target Code, BasicBlocksandFlowGraphs, Optimizationof BasicBlocks, ASimpleCodeGenerator, PeepholeOptimization,RegisterAllocationandAssignment,DynamicProgrammingCode-Generation.

## UNIT-V

**Machine-Independent Optimization:** The Principal Sources of Optimization ,IntroductiontoData-Flow Analysis, Foundations of Data-Flow Analysis, Constant Propagation, Partial-Redundancy Elimination, Loops in Flow Graphs. **TEXTBOOK:** 

1. Compilers: Principles, Techniques and Tools, Second Edition, Alfred V. Aho, Monica S. Lam, Ravi Sethi, Jeffry D. Ullman.

#### **REFERENCEBOOKS:**

- 1. Lex&Yacc-JohnR. Levine, TonyMason, DougBrown, O'reilly
- 2. Compiler Construction, Louden, Thomson.



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

## **Department of Computer Science and Engineering**

## Course Outcomes

#### Course: COMPILER DESIGN (C322))

Class: III - II SEM - A - Section

After completing this course the student will be able to:

- C322.1 Describe structure of a compiler and basics of programming languages (Knowledge)
- C322.2 Design Lexical analyzer generator by using regular expressions and finite automata.(Synthesis)
- C322.3 Design and implement LL and LR parsers and use YACC Tool for developing a parser.(Synthesis)
- C322.4 Explain the applications of SDT and different types of intermediate-code generation (Comprehension)
- C322.5 Identify the storage organization used to support the run-time environment of a program and effectively generate machine codes(Knowledge).
- C322.6 Apply the several algorithms for collecting and optimizing the information using data flow analysis(Application).

#### Mapping of course outcomes with program outcomes:

High -3

Medium -2

Low-1

PO/PSO/ CO	PO1	PO2	PO3	PO4	PO5	PO6	<b>PO7</b>	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
C322.1	3	-	-	-	-	-	-	-	-	-	3	-	3	1
C322.2	2	2	-	2	3	-	-	-	-	-	3	-	2	3
C322.3	2	2	-	2	3	-	-	-	-	-	2	-	2	2
C322.4	2	-	-	2	3	-	-	-	-	-	1	-	1	2
C322.5	-	3	-	1	2	-	-	-	-	-	-	-	2	3
C322.6	-	3	-	-	-	-	-	-	1	-	-	-	-	1
C322	2.25	2.5	-	1.7	2.75	-	-	-	1	-	2.25	-	2	2



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

## Department of Computer Science and Engineering <u>CO – PO / PSO Mapping Justification</u>

Course: COMPILER DESIGN (C322)

**Class: III – II SEM CSE-A Section** 

## **PROGRAMME OUTCOMES (POs):**

- **PO1** Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- **PO2 Problem analysis:** Identify, formulate, review research literature, and analyse complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- **PO4 Conduct investigations of complex problems:** Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- **PO5** Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
- **PO9** Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- **PO11 Project management and finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

## **PROGRAM SPECIFIC OUTCOMES (PSOs):**

- **PSO1 Professional Skills:** The ability to implement computer programs of varying complexity in the areas related to web design, cloud computing and networking.
- **PSO2 Problem-Solving Skills:** The ability to develop quality products using open ended programming environment.

# C322.1 Describe structure of a compiler and basics of programming languages (Knowledge)

	Justification
PO1	Gain knowledge on Phases of a compiler.(level 3)
PO11	Gain knowledge on programming language basics for project management.(level 3)
PSO1	Gain knowledge on design of compiler.(level 3)
PSO2	Recognise the concepts to develop products(level 1)

# C322.2 Design Lexical analyzer generator by using regular expressions and finite automata.(Synthesis)

	Justification
PO1	Gain knowledge ondevelopment of lexical analyzer phase of compiler.(level 3)
PO2	Designing of lexical analyzer should know the basics of finite automata.(level 2)
PO4	Recognizing the knowledge of constructing finite automata from regular expression.
	(level 2)
PO5	Select LEX tool to design a lexical analyzer phase of a compiler(level 3)
PO11	Demonstrate knowledge on LEX tool.(level 3)
PSO1	Ability to implement computer programs for Lexical Analyzer phase of compiler.(level 2)
PSO2	Ability to develop compiler product.(level 3)

# C322.3 Design and implement LL and LR parsers and use YACC Tool for developing a parser.(Synthesis)

	Justification
PO1	Gain knowledge ontop down and bottom up parsing.(level 2)
PO2	Designing of syntax analysis should know the basics of context free grammar.(level 2)
PO4	Recognizing the knowledge of LL(1) grammars and LR grammars(level 2)
PO5	Select YACC tool to design LALR bottom up parser.(level 3)
PO11	Demonstrate knowledge on YACC tool.(level 2)
PSO1	Ability to implement computer programs for Syntax analysis phase of a compiler.
	(level 2)
PSO2	Ability to develop compiler product.(level 2)

# C322.4 Explain the applications of SDT and different types of intermediate-code generation (Comprehension)

	Justification
PO1	Gain knowledge about SDT and intermediate code generation.(level 2)
PO4	Express problem analysis using SDT and intermediate code generation.(level 2)
PO5	Design semantic analysis phase of a compiler(level 3)
PO11	Explain the applications of SDT(level 1)
PSO1	Ability to implement computer programs for Semantic analysis phase of a compiler.
	(level 1)
PSO2	Ability to develop compiler product.(level 2)

# C322.5 Identify the storage organization used to support the run-time environment of a program and effectively generate machine codes (Knowledge).

	Justification
PO2	Analyze the storage organization.(level 3)
PO4	Analyze machine code generation efficiently .(level 1)
PO5	Gain knowledge on Heap Management and Dynamic Programming Code-Generation. (level 2)
PSO1	Ability to optimize storage organization and effectively generate machine codes.(level 2)
PSO2	Ability to develop compiler product.(level 3)

# C322.6 Apply the several algorithms for collecting and optimizing the information using data flow analysis (Application).

	Justification
PO2	Apply the several algorithms for data-flow analysis.(level 3)
PO9	Implement several algorithms for data flow analysis as a team.(level 1)
PSO2	Ability to develop compiler product.(level 1)

#### JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD <u>ACADEMIC CALENDAR 2022-23</u>

#### B. Tech./B. Pharm. III YEAR I & II SEMESTERS

#### I SEM

S. No		Duration				
	Description	From	То			
1	Commencement of I Semester classwork	1.1	09.09.2022			
2	1 <sup>st</sup> Spell of Instructions (including Dussehra Recess)	09.09.2022	10.11.2022 (9 Weeks)			
3	Dussehra Recess	03.10.2022	08.10.2022 (1 Week)			
4	First Mid Term Examinations	11.11.2022	17.11.2022 (1 Week)			
5	Submission of First Mid Term Exam Marks to the University on or before	24.11.2022				
6	2 <sup>nd</sup> Spell of Instructions	18.11.2022	12.01.2023 (8 Weeks)			
7	Second Mid Term Examinations	16.01.2023	21.01.2023 (1 Week)			
8	Preparation Holidays and Practical Examinations	23.01.2023	28.01.2023 (1 Week)			
9	Submission of Second Mid Term Exam Marks to the University on or before	l.	30.01.2023			
10	End Semester Examinations	30.01.2023	11.02.2023 (2 Weeks)			

Note: No. of Working/ instructional days: 92

#### II SEM

S. No	Description	Duration		
		From	То	
1	Commencement of II Semester classwork	13.02.2023		
2	1 <sup>st</sup> Spell of Instructions	13.02.2023	08.04.2023 (8 Weeks)	
3	First Mid Term Examinations	10.04.2023	15.04.2023 (1 Week)	
4	Submission of First Mid Term Exam Marks to the University on or before	22.04.2023		
5	2 <sup>nd</sup> Spell of Instructions (including Summer Vacation)	17.04.2023	24.06.2023 (10 Weeks)	
6	Summer Vacation	15.05.2023 27.05.2023 (2 W		
7	Second Mid Term Examinations	26.06.2023	01.07.2023 (1 Week)	
8	Preparation Holidays and Practical Examinations	03.07.2023 08.07.2023 (1 W		
9	Submission of Second Mid Term Exam Marks to the University on or before	08.07.2023		
10	End Semester Examinations	10.07.2023	22.07.2023 (2 Weeks)	

Note: No. of Working/ instructional days: 90





Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

			ADI F EOD A	V 2022 22	,			
CSE -A	Se	mester: II	LH. NO: A-201	.1 2022-23	• W.E.F:1	3-02-2023		
1	2	3	4	1:00-	5	6	7	
9:40-10:30	10:30-11:2	11:20-12:10	12:10-1:00	1:30	1:30-2:20	2:20-3:10	3:10-4:00	
DAA	CD	LIB	STM		STM LAB(BAT	CH-I)/CD LAB(B	ATCH-II)	
STM	DAA	DAA/ML(T)	ML		FIOT	STM	SPORTS	
FIOT	CD	INT	STM	N	ML/CD(T)	CO-C/S	S/DAA	
FIOT	MI	LAB(BATCH-I)/STM LAB	(BATCH-II)	C	DAA	CD	STM	
CD	COUN	ML	FIOT	- H	ML LAB(BAT)	CH-II)/CD LAB(B	ATCH-I)	
CD	FIOT	CD/DAA(T)	DAA		ML		DAA	
cern faculty)								
Subject Na	ıme	Name of the Faculty	Subject Code	2	subject Name	Name	Name of the Faculty	
Machine Lea	ming	Mrs N Shilpa		Fundament	tals of Internet of Things	of Internet of Things Mrs. M.Sruthi		
Compiler De	sign	Dr. Sasikumar D	CS604PC	Mac	hine Learning Lab	e Learning Lab Mrs N Shilpa/ K.Manmadha / V. Divya		
Design and Ana Algorithm	dysis of	Mr A Vijay Kumar	CS605PC	Con	npiler Design Lab	iler Design Lab Dr. Sasikumar D / Ms K Mounika/ P.Swathi		
Software Ter Methodolog	sting gies	Mrs E Rupa	CS625PE	Software Te	sting Methodologies Lab	Mrs E R / M	upa/ Mrs S Akhila Irs. M.Sruthi	
Security	/ Cyber	Mrs. M.Sruthi	LIB		Library	Mrs	K.Manmadha	
Sports		Mr A Vijay Kumar	COUN		Counselling	M	Irs.A.Sudha	
Internet		Mrs.A.Sudha	CS601PC	М	achine Learning	Mr M I	Dattatreya Goud (Adjunct)	
			MC609	Enviror	nmental Science(LE)	Mr	D Nagaraju	
"harge : Mrs N Sh	ilpa	Mentor 1 : Mrs N	Shilpa		Mentor 2: M	Ars E Rupa		
	1 9:40-10:30 DAA STM FIOT FIOT CD CD CD CD cern faculty) Subject Na Machine Lea Compiler De Design and Ana Algorithm Software Te Methodolog CO-C/SS/DAA Security Sports Internet	1     2       9:40-10:30     10:30-11:2       DAA     CD       STM     DAA       FIOT     CD       FIOT     MI       CD     COUN       CD     FIOT       cern faculty)     Subject Name       Machine Learning     Compiler Design       Design and Analysis of Algorithms     Software Testing Methodologies       CO-C/SS/DAA/ Cyber     Sports       Internet	1     2     3       9:40-10:30     10:30-11:20     11:20-12:10       DAA     CD     LIB       STM     DAA     DAA/ML(T)       FIOT     CD     INT       FIOT     CD     INT       CD     COUN     ML       CD     FIOT     CD/DAA(T)       cern faculty)     Subject Name     Name of the Faculty       Machine Learning     Mrs N Shilpa       Compiler Design     Dr. Sasikumar D       Design and Analysis of Algorithms     Mrs A Vijay Kumar       Software Testing Methodologies     Mrs E Rupa       CO-C/SS/DAA/ Cyber Security     Mr A Vijay Kumar       Internet     Mrs.A.Sudha	1     2     3     4       9:40-10:30     10:30-11:20     11:20-12:10     12:10-10:00       DAA     CD     LIB     STM       STM     DAA     DAAML(T)     ML       FIOT     CD     INT     STM       FIOT     ML LAB(BATCH-I/STM LAB(BATCH-II)     CD     CD       CD     COUN     ML     FIOT       CD     COUN     ML     FIOT       CD     FIOT     CD/DAA(T)     DAA       cern faculty)     Subject Name     Name of the Faculty     Subject Code       Machine Learning     Mrs N Shilpa     CS604PC       Design and Analysis of Algorithms     Mr A Vijay Kumar     CS605PC       Software Testing Methodologies     Mrs E Rupa     CS625PE       CO-C/SS/DAA/ Cyber Sports     Mr A Vijay Kumar     COUN       Internet     Mrs.A.Sudha     CS601PC	1     2     3     4     1:00-       9:40-10:30     10:30-11:20     11:20-12:10     12:10-1:00     1:30       DAA     CD     LIB     STM     L       STM     DAA     DAAMIL(T)     ML     L       FIOT     CD     INT     STM     N       FIOT     ML LAB(BATCH-I/STM LAB(BATCH-II)     C     C       CD     COUN     ML     FIOT     H       CD     COUN     ML     FIOT     H       cern faculty)     Subject Name     Name of the Faculty     Subject Code     S       Machine Learning     Mrs N Shilpa     Fundament       Compiler Design     Dr. Sasikumar D     CS604PC     Mac       Design and Analysis of Algorithms     Mrs A Vijay Kumar     CS605PC     Con       Software Testing     Mrs E Rupa     CS605PC     Con       Software Testing     Mrs M.Sruthi     LIB     Software Testing       Sports     Mr A Vijay Kumar     COUN     Mc609	1     2     3     4     1:00-     5       9:40-10:30     10:30-11:20     11:20-12:10     12:10-10:00     1:30     1:30-2:20       DAA     CD     LIB     STM     L     STM LAB(BAT       STM     DAA     DAA/ML(T)     ML     L     FIOT       FIOT     CD     INT     STM     L     FIOT       FIOT     ML LAB(BATCH-I)/STM LAB(BATCH-II)     C     ML/CD(T)     DAA       CD     COUN     ML     FIOT     ML LAB(BAT       CD     FIOT     CD/DAA(T)     DAA     ML       CD     FIOT     CD/DAA(T)     DAA     ML       cern faculty)     Subject Name     Name of the Faculty     Subject Code     Subject Name       Machine Learning     Mrs N Shilpa     Fundamentals of Internet of Things       Compiler Design     Dr. Sasikumar D     CS604PC     Machine Learning Lab       Design and Analysis of Algorithms     Mr A Vijay Kumar     CS605PC     Compiler Design Lab       Software Testing Methodologies     Mrs E Rupa     CS625PE     Software Testing Methodologies Lab       CO-C/SS/DAA/ Cyber Sports     Mr A Vijay Kumar     COUN     Counselling       Internet     Mrs A.Sudha     CS601PC     Machine Learning       Inter	Image: Constant of the second of the seco	



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

#### **LESSON PLAN**

Course Title	COMPILER DESIGN
Course Code	CS601PC
Programme	B.Tech
Year & Semester	III-year II-semester
Regulation	R18
Course Faculty	MrDr.Sasikumar D, AssociateProfessor, CSE

S.NO	Unit	Topic	Number of	Teaching	Reference
			Sessions	Method/Aids	
			Planned		
1.		Language Processors	1	Black Board	T1
2.		The Structure of a Compiler	2	Black Board	T1
3.		The Science of Building a Compiler	1	Black Board	T1
4.		Programming Language Basics.	1	Black Board	T1
5.		<b>Tutorial1</b> (Language Processors, The Structure of a Compiler)	1	Black Board	T1
6.		The Role of the Lexical Analyzer	2	Black Board	T1
7.	1	Input Buffering	1	Black Board	T1
8.		Recognition of Tokens	2	Black Board	T1
9.		<b>Tutorial2</b> (The Role of the Lexical Analyzer ,Input Buffering)	1	Black Board	T1
10		The Lexical-Analyzer Generator Lex	1	Black Board	T1
11		Finite Automata	1	Black Board	T1
12		Regular Expressions to Automata	2	Black Board	T1
13		Design of a Lexical-Analyzer Generator	1	Black Board	T1
14		<b>Tutorial3</b> (The Lexical-Analyzer Generator Lex, Regular Expressions toAutomata, Design of a Lexical-Analyzer Generator)	1	Black Board	T1
15		Optimization of DFA-Based PatternMatchers	2	Black Board	T1
16		Introduction, Context-Free Grammars	1	Black Board	T1
17		Writing a Grammar	2	Black Board	T1
18	2	<b>Tutorial4</b> ( Optimization of DFA-Based PatternMatchers ,Context-Free Grammars)	1	Black Board	T1
19		Top-Down Parsing	5	Black Board	VR1
20		<b>Tutorial5</b> ( Design of a Lexical-Analyzer Generator, Context-Free Grammars, Top- DownParsing)	1	Black Board	T1
21		Bottom-Up Parsing, Introduction to LR Parsing	2	Black Board	T1
22	]	Simple LR	1	Black Board	T1
23	]	Tutorial6(SLR)	1	Black Board	T1
24		More Powerful LRParsers	2	Black Board	T1

25		Using Ambiguous Grammars	1	Black Board	T1
26		Parser Generators.	2	Black Board	T1
27		<b>Tutorial7</b> (More Powerful LRParsers, Parser Generators)	1	Black Board	T1
28		Syntax-Directed Definitions	1	Black Board	T1
29		Evaluation Orders for SDD's	2	Black Board	T1
30		Applications of Syntax-Directed	2	Black Board	
50		Translation	2	Diack Dourd	T1
31		<b>Tutorial8</b> (Syntax-Directed Definitions)	1	Black Board	T1
32		Syntax-Directed Translation Schemes	3	Black Board	T1
33		Implementing L-Attributed SDD's.	1	Black Board	T1
34		Variants of Syntax Trees	1	Black Board	T1
35	2	Tutorial9(Variants of syntax tree)	1	Black Board	T1
36	3	Three-Address Code	2	Black Board	T1
37		Types and Declarations	1	Black Board	T1
38		Type Checking	2	Black Board	T1
39		Tutorial10(Three Address Code)	1	Black Board	T1
40		Control Flow	1	Black Board	T1
41		Back patching	1	Black Board	T1
42		Switch-Statements	1	Black Board	T1
43		Intermediate Code for Procedures	2	Black Board	T1
44		<b>Tutorial11</b> (Back patching, IntermediateCode for Procedures)	1	Black Board	T1
45		Storage organization	1	Black Board	Т1
46		Stack Allocation of Space	1	Black Board	T1
47		Access to	1	Black Board	<b>T</b> 1
		Nonlocal Data on the Stack,			11
48	4	Heap Management	1	Black Board	T1
49		Introduction to Garbage Collection	1	Black Board	T1
50		Tutorial12( Stack Allocation of Space,			
		Heap Management)			
51		Introduction to Trace-Based Collection.	1	Black Board	T1
52		Issues in the Design of a Code Generator	1	Black Board	T1
53		The Target Language	1	Black Board	T1
54		Addresses in the Target Code, Basic Blocks and Flow Graphs	1	Black Board	T1
55		Optimization of Basic Blocks	1	Black Board	T1
56		<b>Tutorial13</b> (Basic Blocks and Flow Graphs, Optimization of Basic Blocks)	1	Black Board	T1
57		A Simple Code Generator, Peephole Optimization	1	Black Board	T1
58		Register Allocation and Assignment	1	Black Board	T1
59		Dynamic Programming Code-Generation.	1	Black Board	T1
60		The Principal Sources of Optimization	1	Black Board	T1
61	1	Introduction	1		
		to Data-Flow Analysis		Black Board	T1
62	1	<b>Tutorial14</b> (Peephole Optimization. The	1		
		Principal Sources of Optimization)			
63		Foundations of Data-Flow Analysis,	1	Black Board	T1

	5	Constant Propagation			
64			1	Black Board	T1
		Partial-Redundancy Elimination			
65		Loops in Flow Graphs	1	Black Board	T1
66		Tutorial5(Constant Propagation, Loops in	1	Black Board	T1
		Flow Graphs)			

## TEXT BOOKS

1. Compilers: Principles, Techniques and Tools, Second Edition, Alfred V. Aho, Monica

S. Lam, Ravi Sethi, Jeffry D. Ullman, Pearson.

### **REFERENCE BOOKS**

1. Compiler Construction-Principles and Practice, Kenneth C Louden, Cengage Learning.

2. Modern compiler implementation in C, Andrew W Appel, Revised edition,

Cambridge University Press.

3. The Theory and Practice of Compiler writing, J. P. Tremblay and P. G. Sorenson, TMH

4. Writing compilers and interpreters, R. Mak, 3rd edition, Wiley student edition.

5. lex & yacc – John R. Levine, Tony Mason, Doug Brown, O'reilly

#### **WEB REFERENCES**

S.No	Web Link
WR1:	https://www.geeksforgeeks.org/compiler-design-tutorials/
WR2:	https://www.tutorialspoint.com/compiler_design/
WR3:	https://www.youtube.com/watch?v=_ck1Lnm28hQ&t=7s
WR4:	http://ecomputernotes.com/compiler-design



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

## **LECTURE NOTES**

<u>UNIT-I</u>

https://drive.google.com/file/d/1cu6GhBONlGcX4yyFc9o1ZeLfixzU4c7I/view?usp=s haring

## <u>UNIT-II</u>

https://drive.google.com/file/d/1zLUxbIrqW2ffBDXhHbbNrJ6hzrlAY5OK/view?usp =sharing

## UNIT-III

https://drive.google.com/file/d/19x8iWjCH2lplUnENgy5JX3HR5UB75ggv/view?usp= sharing

## UNIT-IV

https://drive.google.com/file/d/1os2vFlfM3WkwT\_bxATZuTGtJzUfOJ6tn/view?usp =sharing

## UNIT-V

https://drive.google.com/file/d/13zvqvzrFnBlWtlv5UCcGyapHw5pCHTBn/view?usp =sharing

List of video REFERENCES

VR1:https://www.youtube.com/watch?v=Qkwj651\_96I&list=PLEbnTDJUr\_IcPtUX <u>Fy2b1sGRPsLFMghhS&index=1</u> <u>VR2: https://www.youtube.com/watch?v=e73sb5pyriO</u>

Code 1	No: 156AH	<b>R18</b>	
	JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDE B. Tech III Year II Semester Examinations, August - 2022COMPILEI DESIGN (Computer Science and Engineering)	RABAD R	
	Time: 3 Hours	/lax.Marks:	75
	Answer any five questions All questions carry equal marks 		
1.a) b)	What are the advantages of a compiler over an interpreter? Draw the structure of a compiler and describe various phases in the compilation pro- the following statement: $id_1=id_2+id_3*50$ at each phase. [5-	cessmention +10]	the output of
2.a) b)	Design the LEX program that recognizes the tokens of a C language and returns Give the DFA and NFA to accept the strings containing a, b such that the stringcon number of a's and odd number of b's.	thetoken for tains even 7+8]	und.
3.a)	Remove the left recursion for the following grammar and also find FIRSTS and FOI $E \rightarrow E + T \mid T$ $T \rightarrow T * F \mid FF \rightarrow (E)/id$	LLOWs.	
b)	Write the steps/algorithm to construct the predictive parser table and explain with	anexample	[7+8]
4.a) b)	Construct the Recursive Descent Parser with backtracking for the following gramma $S \rightarrow aSbS \mid bSaS \mid \mathcal{E}$ Compute LR(0) items for the following grammar and construct SLR parser table: [7 $L \rightarrow *R \mid idR \rightarrow L$	r: ′+8]S→L=R	R
5.a) b)	Construct the syntax directed definition to convert infix notation into postfix notation Describe different ways of implementing intermediate code generation of a three-ad	n. ddress staten	nent. [8+7]
6.a) b)	Explain how an L-attributed grammar is converted into a translation scheme. Compare and contrast S-Attributed definitions with L-Attributed definitions.	8+7]	
7.	How is stack storage allocation strategy different from heap allocation strategy?De their merits and demerits.	scribe them [15]	mentioning

8. Explain the foundations and basic notations used in data-flow analysis for optimizations with examples. [15]

----00000----

## **University Question papers:2**

## CodeNo:156AH R18 JAWAHARLALNEHRUTECHNOLOGICALUNIVERSITY HYDERABAD B.Tech IIIYear II SemesterExaminations,August/September-2021 COMPILER DESIGN (ComputerScienceandEngineering)

Max.Marks: 75

#### **Time:3Hours**

## Answer any five questions Allquestionscarryequalmarks

1.a) b)	StatethereasonsforseparatingLexicalanalysisandSyntax analysis. Discuss how Finite Automata is used to recognize tokens and perform lexical an with example.	nalysis [7+8]
2.a) b)	HowtospecifytheTokens?DifferentiateToken,LexemeandPatternwithsuitable exame ExplainvariousErrorRecoverystrategies inLexicalanalysis.	mples. [7+8]
3. a)	What do you mean by Ambiguous Grammar? Check whether the following gram Ambiguous or not $S \rightarrow aAB$ , $A \rightarrow bC/cd$ , $C \rightarrow cd$ , $B \rightarrow c/d$	mar is
b)	Writeanote on Yacc.	[8+7]
4.	ConstructCLRparsingtableforthefollowingGrammar S $\rightarrow$ L=R S $\rightarrow$ R L $\rightarrow$ *R L $\rightarrow$ id R $\rightarrow$ L(WritealInecessaryprocedures).	[15]
5 a)	GiveSyntax Directed TranslationschemeforSimpleDeskCirculator	
b)	Convert the following arithmetic expression into Syntax Tree and Three Address $b*3(a+b)$ .	s Code [7+8]
6.a) b)	DifferentiateSynthesizedand InheritedAttributeswithexample. GenerateIntermediatecodeforthefollowingcodesegmentalongwiththeSyntax Direct Translation Scheme. if $(a > b)$ x=a+b; else x=a-b:	cted
	Where'a'and'x'areofrealand'b'ofinttypedata.	[7+8]

- 7.a) WhatisFlow-Graph?ExplainhowthegivenprogramcanbeconvertedintoFlow- Graph?
  - b) ConstructDAGforthefollowingbasicblock:
    - d:=b+c e:=a+b b:=b\*ca:=e-d[8+7]
- 8.a) *"Copypropagation Leads to Dead code" -*Justifythe statement.
  b) ExplainGlobalDataFlowanalysiswithnecessaryequations. [7+8]

---00000----

**University Question papers:3** 

## CodeNo:156AH JAWAHARLALNEHRUTECHNOLOGICALUNIVERSITY HYDERABAD B.TechIIIYearIISemesterExaminations,February/March-2022 COMPILERDESIGN

**Time:3Hours** 

## (ComputerScienceandEngineering)

Max.Marks: 75

## Answer any five questions Allquestionscarryequalmarks

1.a) b)	Writedownthestepsin constructingDFA fortheregularexpression (a/b)*aab(a/b)*. Explain with an example how lex program perform lexical analysis for the arithmeticoperatorsandidentifiersinC?	[7+8]
2.a) b)	Give the basic structure of a compiler and explain various components in brief. Describe the analysis-synthesis model of a compiler.	[7+8]
What b)	atisleft-factoring?Writethealgorithmtoeliminateleft-factoringfromagrammar. Explain the same with an example. Consider the following grammar	L
0)	bexpr $\rightarrow$ bexpr or bterm   bterm bterm $\rightarrow$ btermandbfactor bfactor	
	i) Constructaparsetreeforthesentence <b>not(true orfalse</b> )	
	ii) grammarambiguous? Why?	Isthis [7+8]
4.	Show that the following grammar is LALR(1) S→Aa   bAc   dc   bda A→d	[15]
5. a) b)	Whatarethethreeformsofintermediatecoderepresentations? Explain them. Give the syntax-directed definition of a simple desk calculator and construct an annotate parse tree for the input expression $(4*7+1)*2$ .	d [7+8]
6.	ExplainaboutsyntaxdirectedtranslationofBooleanexpressionswithandwithout back patching.	[15]
7. a)	Whatisanactivationrecord?Describevariouscomponentsinanactivationrecord consid	lering
b)	a sample c program. Writedownthecode generationalgorithmandexplain briefly.	[8+7]

8. Howtoconstruct the basic block and compute DAG for the code fragment? Explain with the following code fragment. [15]
 procedure fun(x,y,z) begin y=z+1; z=z+x;
 end fun begin main()

end fun beginmain() a=2; b=3; fun(A+B,A,B); print(A); endmain

---00000----

#### Sri Indu Institute of Engineering & Technology Sheriguda (V), Ibrahimpatnam (M), R.R.Dist-501 510 I- Mid Examinations, MAY-2023 Set – I Year &Branch: III-CSE(A,B,C) Date: 10/05/2023 (FN) Subject: COMPILER DESIGN Marks: 10 Time: 60 min Answer any **TWO** Questions. All Question Carry Equal Marks 2\*5=10 marks(This question paper is prepared with Course Outcome and BT's mapping) 1. Explain about phases of compiler. (C322.1)(Comprehension) (5M) 2. Explain LEX tool in detail. (C322.2)(Comprehension) (5M) 3. Explain the steps to compute FIRST and FOLLOW with Grammar E->TE' E'->+TE' | € T->FT' T'->\*FT' | € $F \rightarrow (E) \mid id$ (Comprehension) (C322.3) (5M)4. (a) Define Synthesized Attributes , Inherited Attributes .(C322.4)((Knowledge) (b)Write short notes on error recovery strategies in parsing.(C322.3) (Knowledge) **QUESTION PAPER** QUESTION PAPER MAPPING MAPPING WITH BT'S WITH CO'S YNTI COMPREHE ŚIÓN.... KNOWLEDGE

259

Sheriguda (V), Ibrahimpatnam (M), R.R.Dist-501 510

I- Mid Examinations, MAY-2023

Set – I
---------

Year &Branch: III-CSE(A,B,C) Date: 10/05/2023 (FN)

Subject:COMPILER DESIGN Marks: 10 Time: 60 min

Answer any **TWO** Questions. All Question Carry Equal Marks 2\*5=10 marks

#### **Discriptive ANSWER KEY**

 $\underline{https://docs.google.com/document/d/1sTLz4NM4GnAiiZsG8DvjSp6Jb63auNXE/edit?usp=sharing&ouid=114024940021959755534\&rtpof=true\&sdetrue$ 

Sheriguda (V), Ibrahimpatnam (M), R.R.Dist-501 510					
I - Mid Exa	I - Mid Examinations, MAY -2023				
Year & Branch: III-CSE(A,B,C)		FN)			
Subject: COMPILER DESIGN	Marks: 10	Time: 60 min			
Answer any <b>TWO</b> Questions. All	Question Car	ry Equal Marks 2*5=1	0		
marks(This question paper is prepa	ared with Cou	rse Outcome and BT's mapping)	1		
<ol> <li>a) Differentiate between compiler and interpreter.</li> <li>b) Explain about input buffering</li> <li>Construct DFA for (a b)*abb by using direct method</li> <li>a) Explain about backtracking with an example.</li> <li>b) Consider the CEG:</li> </ol>	(2) (3) d (2) (3)	<ul> <li>(C322.1) (Analysis)</li> <li>(C322.1)(Comprehension)</li> <li>(5) (C322.2) (Synthes</li> <li>(C322.3)(Comprehension)</li> <li>(C322.3) (Evaluation)</li> </ul>	is)		
<ul> <li>S→SS+ SS* a and the string aa+a*</li> <li>Give a leftmost derivation ,rightmost derivation and pa</li> <li>4.a) Explain about SDD.</li> <li>b) List the FIRST and FOLLOW Rules</li> </ul>	(3) arse tree for (2)	(C322.3) (Evaluation) the given input. (3) (C322.4)(Comprehen (C322.3) (Analysis)	ision)		



Sheriguda (V), Ibrahimpatnam (M), R.R.Dist-501 510

I - Mid Examinations, MAY -2023

Set – II

Year & Branch: III-CSE(A,B,C) Subject: COMPILER DESIGN

Marks: 10

Time: 60 min

Date: 10/05/2023(FN)

Answer any TWO Questions. All Question Carry Equal Marks 2\*5=10 Discriptive ANSWER KEY

https://docs.google.com/document/d/1\_ibpuhs5i\_DuCxOfQs4iie8PE509ZaNc/edit?usp=sharing&oui d=114024940021959755534&rtpof=true&sd=true

## Sheriguda (V), Ibrahimpatnam (M), R.R.Dist-501 510 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING B.TECH. IIIYEAR II SEM., I Mid Term Examinations, MAY – 2023 COMPILER DESIGN

## **Objective Exam**

Nam :	Hall Ticket No.						
Answer All Questions. All Questions C	arry Equal Marks.Time	: 20	Min.	Mar	ks:	10.	
I Choose the correct alternati	ve.						
1. What is a compiler?				r	1		
a) system program that converts instructions to ma	chine language			L			
b) system program that converts machine language	to high-level language						
c) system program that writes instructions to perfo	rm						
d) None of the mentioned							
2. Which of the following is a stage of compiler	design?			ſ	1		
a) Semantic analysis	6			-	-		
b) Intermediate code generator							
c) Code generator							
d) All of the mentioned							
3. What is the use of a symbol table in compiler	design?			[	]		
a) Finding name's scope	C			_	_		
b) Type checking							
c) Keeping all of the names of all entities in one pl	ace						
d) All of the mentioned							
4. Which of the following error can a compiler of	check?			[	]		
a) Syntax Error							
b) Logical Error							
c) Both Logical and Syntax Error							
d) Compiler cannot check errors							
5. A programmer, writes a program to multiply	two numbers instead of	divid	ling them	by r	nist	ake,	, how
can this error be detected?				[	]		
a) Compiler or interpreter							
b) Compiler only							
c) Interpreter only							
d) None of the mentioned							
6. Who is responsible for the creation of the syn	1bol table?					[	]
a) Assembler							
b) Compiler							
c) Interpreter							
d) All of the mentioned							
7. Which of the following is known as a compile	r for a high-level langua	ge tha	at runs or	1 one	e ma	ichi	ne and
produces code for a different machine?				[	_	]	
a) Cross compiler							
b) Multipass compiler							
c) Optimizing compiler							
d) One pass compiler							

<ul> <li>8. Which of the following is a system program that integrates a program's individually compinite a form that can be executed?</li> <li>a) Interpreter</li> <li>b) Assembler</li> </ul>	led m	odules			
c) Compiler					
d) Linking Loader					
9. Which of the following is a definition of compiler?	[	]			
a) Acceptance of a program written in a high-level language and produces an object program					
b) Program is put into memory and executes it					
c) Translation of assembly language into machine language					
d) None of the mentioned					
10. Which of the following phase of the compiler is Syntax Analysis?	[	]			
a) Second					
b) Third					
c) First					
d) All of the mentioned					
II Fill in the Blanks					
11. Which of the following concept of FSA is used in the compiler					
12. What is CFG					
13the following error can Compiler diagnose					
14. In which of the phase of the compiler is Lexical Analyser.					
15. Which of does an address code involve.					
16. Characters are grouped into tokens in whichof the phase of the compiler design.					
17. Why System program such as compiler are designed					
18. Which of the technique is used for building cross compilers for other	mach	ines.			

19. Which of the can detect an error if a programmer by mistake writes multiplication instead of

division\_\_\_\_\_

20.What is the first phase of compiler\_\_\_\_\_.



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

## **COMPILER DESIGN OBJECTIVE MID I KEY:**

https://docs.google.com/document/d/1Enbh5j5LysgsVaGr2-SWc9uXXyxTMLrF/edit?usp=sharing&ouid=114024940021959755534&rtpof=true&sd=true

Sheriguda (V), Ibrahimpatnam (M), R.R.Dist-501 510 II- Mid Examinations, JUNE-2023

Set – I

				i !
	Year & Branch: III-CSE-A, B,C		Date: 26/07/2	023(FN)
	Subject: COMPILER DESIGN	Marks: 10	Time: 60 min	
	Answer any <b>TWO</b> Questio (This question paper	ons. All Question Carry Equ is prepared with Course (	al Marks 2* Dutcome and BT's ma	5=10 marks pping)
1.	Explain Quadruples, triples, indirect tr (C322.4) (Comprehension)	iples with the statement a	a = b * -c + b * -c (5)	M)
2.	Explain in detail about storage organization	ation (5M). (C322.5)(Con	mprehension)	
3.	Explain different principle sources of o (C322.6)(Comprehension	ptimization technique wa	th suitable examples	s(5M)

- 4. a) What are the forms of target program?(2M) (C322.5) (Synthesis)
  - b) What is machine independent code optimization? (3M) (C322.6) (Synthesis)



Sheriguda (V), Ibrahimpatnam (M), R.R.Dist-501 510 II- Mid Examinations, JUNE-2023						
Year & Branch: III-CSE-A, B,C		Date: 26/07/2	2023(FN)			
Subject: COMPILER DESIGN	Marks: 10	Time: 60				
min						

Answer any **TWO** Questions. All Question Carry Equal Marks 2\*5=10 marks

#### **ANSWER KEY**

https://docs.google.com/document/d/1xt4e1PO8c6Ulr8OIgmjFoePaRNGTgVzT/edit?usp=sharing&ouid=1 14024940021959755534&rtpof=true&sd=true

Sheriguda (V), Ibrahimpatnam (M), R.R.Dist-501 510

**II- Mid Examinations, JUNE-2023** 

Set – II

Date: 26/07/2023(FN) Year & Branch: III-CSE-A, B,C Subject: COMPILER DESIGN Marks: 10 Time: 60min

Answer any **TWO** Questions. All Question Carry Equal Marks 2\*5=10 marks

(This question paper is prepared with Course Outcome and BT's mapping)

1. Define following terms Type system, Type expression, Type equivalence, three address code, DAG.

(C322.4)(Knowledge) (5M)

(C322.6)(Comprehension) (5M)

2. Explain in detail about Mark-and-sweep garbage collector algorithm.(C322.5)(Comprehension) (5M) (C322.5)(Comprehension) (5M)

3.Explain peephole optimization.

4. Explain different principal sources of code optimization.



Sheriguda (V), Ibrahimpatnam (M), R.R.Dist-501 510 II- Mid Examinations, JUNE-2023 Set – II

Year & Branch: III-CSE-A, B,C		Date:	L
Subject: COMPILER DESIGN	Marks: 10	Time:	

60min

Answer any **TWO** Questions. All Question Carry Equal Marks 2\*5=10 marks

#### **ANSWER KEY:**

htps:/docs.google.com/document/d/1YU58 iC-7r VZinjRI8F5nOppqtK6qBf/edit?usp=sharing&ouid=114024940021959755534&rtpof=true&scl=true

<b>Sri Indu Institute of Engineering</b> Sheriguda (V), Ibrahimpatnam (M), R.R.I DEPARTMENT OF COMPUTER SCIEL ENGINEERING	8 Dist NC	<b>t-5</b> ( CE )	Ге 01 ± АN	ec] 510 ID	<b>h</b> r	olo	)g	y		
B.TECH. III YEAR II SEM., II Mid Term Examina	ati	ons	5, J	UN	IE -	- 202	3			
COMPILER DESIGN										
Objective Exam										
NameHall Ticket No.										
Answer All Questions. All Questions Carry Equal Marks.	•	•	Гin	ne:	20	Min	. Ma	ırks	:: 1(	).
<ul> <li>1. Determining common sub expression can be done using[</li> <li>A)Compiler B)Interpreter C)DAG D)Parse tree</li> <li>2. Control stack in run time environment is used to manage</li> <li>A) Data object B) Active procedures C) Target code D) None of the abo</li> <li>3. Recursive procedures are not supported by</li> <li>A) Stack allocation B) Heap allocation C) Static allocation D) Code area</li> <li>4. Following is a form of an object code</li> <li>A) Three address code B) Polish notation C) Relocatable code D) None</li> <li>5. Code generation take as input</li> </ul>	] vve a of	the	abo	ove	, [	[ [] ]	]			
<ul> <li>A) Source code B) Assembly language code C) Intermediate code D) No.</li> <li>6. The statement of the form a:=b is called aStatement.</li> <li>A)Common B)Copy C) Induction Variable D) Decode</li> <li>7. The storage strategy in which activation record is maintained even aft completed.</li> <li>A)Stack allocation B) Heap allocation C) Static allocation D)Dynamic a</li> <li>8. Reduction in strength means</li> <li>A) Removing loop invariant computations</li> <li>B) Replacing runtime computations by compile time computations</li> <li>C)Removing common sub-expression elimination</li> <li>D)Replacing costly operation by cheaper one</li> <li>9. The graph that shows basic block and their successor relationships is compared to the strengt of the strengt in the str</li></ul>	ter llo	the cat:	exion	ecu [	ution	nofa ]	[ pro	cedı	] ure i	is
<ul> <li>A) Flow graph B) Control graph C) Hamilton graph D) DAG</li> <li>10. Data flow equations can be computed using</li> <li>A) Available expression B) Reaching definitions C) Live variable anal</li> </ul>	lys	is I	D) /	A11	oft	[ he ab	ove	]		
Fill in the blanks 11. General Form of a three-address statement is 12. At a point in a program if the value of the variable can be used subseqVariable.	que	entl	y, t	ther	n th	at va	riabl	le is		
<ul> <li>13. Any statement that immediately follows a goto or conditional goto st address statements is a</li> <li>14. List out optimization of basic blocks methods</li> <li>15.DAG stands for</li> </ul>	tate	eme	ent	in a	a se	quen	ce o	f thr	ree	
16. Register allocation is an important issue in pha 17 is a sequence of consecutive statements in whice beginning and the end without halt . 18. The process of moving the statement from one part of the program to	se. ch	flov	w o	of co is c	onti alle	rol en ed	ters	at tl	ne	
19.Data flow analysis is done during phase.         20.In method the number of jumps and tests can be redu	ice	d b	y w	riti	ng	the c	ode	two	tim	es.



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

## **COMPILER DESIGN OBJECTIVE MID II KEY:**

https://docs.google.com/document/d/1zKUhgpuELdpZa0BD9Gawi-VtFDYapj5b/edit?usp=sharing&ouid=114024940021959755534&rtpof=true&sd=true



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana –

501 510Website: https://siiet.ac.in/

#### **Assignment Questions-I**

(Assignment Questions are mapped with CO 3, DI	(Assignment	Questions	are mapped	with	<b>CO</b> '	s, BT)
--	-------------	-----------	------------	------	-------------	--------

#### **ASSIGNMENT -I**

1. Explain about following:	(C322.1)	(Con	prehension)
a) Static scope and block structure	b) Environn	nents a	nd States
c) Parameter passing mechanism	d) Role of a	Lexica	al Analyzer.
2.Construct DFA for by using $-((a+b)^* + (ac)^*)$ by	direct method.	(C.	322.2) (Synthesis)
3. a) State FIRST and FOLLOW Rules and constru	ct SLR parsing	table f	for the grammar:
$E \rightarrow E + T/T, T \rightarrow T^*F/F, F \rightarrow (E)/id$	(C322.3) (	Knowl	edge)
b) Write a short note on YACC	(C32	2.3)	(Knowledge)
4.a) Construct CLR Parsing table for the grammar: $S \rightarrow Aa/bAc/dc/bda$	(C322	2.3)	(Synthesis)
$A \rightarrow d$ and also parse the input bdc			

b) Compare and contrast LR parsing techniques. (C322.3) (Evaluation)

5. a)Write short on dependency graph

(C322.4) (Knowledge)

b) Define syntax tree. What is S-attributed definition? Explain construction of syntax tree for the expression a-4+c using SDD. (C322.4) (Knowledge)



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hvderabad)

Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510Website: https://siiet.ac.in/

#### **Assignment Questions-II**

#### (Assignment Questions are mapped with CO's, BT)

1. a) Define Type Equivalence?(C322.4) (Knowledge)

b) Explain intermediate code for procedures.(C322.4) (Comprehension)

2. a) Define Basic Block. List the terminologies used in basic block.(C322.5)(Knowledge)
b) What is DAG? Mention its applications?(C322.5)(Synthesis)
c) Construct DAG for the following basic blocks:(C322.5) (Synthesis)
i) a := b\*c ii) d := b iii) e := d \* c iv) b := e v) f := b + c vi) g := f + d

3. a) Write short notes on Peephole optimization.(C322.5)(Knowledge)b) Define Activation Record? Explain in brief about the fields in activation record. (C322.5)(Knowledge)

4. Write about data flow analysis?(C322.6)(Knowledge)

5. What is flow graph? Explain in detail about loops in flow graph.(C322.6)(Synthesis)



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

### **Result Analysis:**

Course Title	COMPILER DESIGN
Course Code	CS601PC
Programme	B.Tech
Year & Semester	IIIyear II-semester, A sec
Regulation	R18
Course Faculty	Mr.Dr.Sasikumar D , Assistant Professor , CSE

Weak Students:

S No	Roll no	No of backlogs	Internal-I Status	Internal-II Status
1	20X31A0503	6	17	18
2	20X31A0506	4	20	19
3	20X31A0507	6	17	19
4	20X31A0508	3	23	21
5	20X31A0511	5	18	16
6	20X31A0520	4	21	19
7	20X31A0526	5	23	21
8	20X31A0527	3	23	17
9	20X31A0530	3	22	22
10	20X31A0531	5	24	23
11	20X31A0533	5	22	18
12	20X31A0540	3	21	17
13	20X31A0541	3	23	21
14	20X31A0546	3	21	21
15	20X31A0554	3	21	19
16	20X31A0556	5	17	5
17	20X31A0557	3	21	21
18	20X31A0558	6	5	20
19	20X31A0559	5	21	22



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

#### Advanced learners

S No	Roll No	Gate Material
1	20X31A0501	
2	20X31A0502	
3	20X31A0504	
4	20X31A0510	
5	20X31A0512	Lexical Analysis / Parsing/ Syntax-directed
6	20X31A0513	Runtime Environment/
7	20X31A0514	<u>matching</u>
8	20X31A0515	
9	20X31A0516	
10	20X31A0518	
11	20X31A0519	
12	20X31A0522	
13	20X31A0523	
14	20X31A0529	
15	20X31A0534	
16	20X31A0535	
17	20X31A0537	
18	20X31A0538	

19	20X31A0539	
20	20X31A0542	
21	20X31A0544	
22	20X31A0545	
23	20X31A0549	
24	20X31A0550	
25	20X31A0551	Lewisel Analysis / Densing/ Syntax dimested
26	20X31A0553	<u>Translation</u> / <u>Intermediate Code Generation</u> /
27	20X31A0556	Matching
28	20X31A0560	
29	21X35A0501	
30	21X35A0502	



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

#### **BATCH CSE-III BTECH II- SEM CSE - A RESULT ANALYSIS**

ACADAMIC YEAR	COURSE NAME	NUMBE STUDE	CR OF CNTS	QUESTIC SET	ON PAPER TING	PASS%
2022-23	COMPILER	APPEARED	PASSED	INTERNAL	EXTERNAL	
	DESIGN	63	52	COURSE		82.53 %
	DEDIGIN			FACULTY	EXTERNAL	

### COMPILER DESIGN (C324) Result Analysis



SRI INDU INSTITUTE OF ENGINEERING AND TECHNOLOGY (An Autonomous Institution under UGC) Accredited by NAAC with A + Grade, Recognized under 2(f) of UGC Act 1956 (Approved by ALCTE, New Dethi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sherigada (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://silet.ac.in/

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING REMEDIAL CLASSES TIME TABLE

A.1 2022-	23			SEN	IESTER-II
BRANCH/ SEC	MON 4.00 PM- 5.00 PM	TUE 4.00 PM-5.00 PM	WED 4.00 PM- 5.00 PM	THUR 4.00 PM- 5.00 PM	FRI 4.00 PM- 5.00 PM
II CSE-A	DM	JAVA	DBMS	BEFA	os
II CSE-B	BEFA	DBMS	DM	OS	JAVA
II CSE-C	DBMS	OS	BEFA	JAVA	DM
III CSE-A	CD	ML	DAA	STM	FIOT
III CSE-B	DAA	FIOT	CD	ML	STM
III CSE-C	ML	STM	FIOT	CD	DAA
IVCSE-A	OB	TQM	DS		-
IV CSE-B	DS	OB	TOM		
IV CSE-C	TQM	DS	OB		

ROD SRI INDU INSTITUTE OF ENGS & TECH. Shenguda(M), Brabinnam(M), R.R.Dist-501 10

PRINCIPAL Institute of Engineering & Teor in indu Inst Sherigud R R Dis 510

Scanned by Scanner Go



Department of Computer Science and Engineering

## Course Outcome Attainment (Internal Examination-1)

Name of the faculty: <b>Dr.Sasikumar D</b>	Academic Year:	2022-23
Branch & Section: CSE- A	Examination:	I Internal

Cours	e Name: COM	IPILE	R DES	IGN					Year:	Ι	II		Sem	ester: I	Ι
S.No	HT No.	Q1a	Q1b	Q1c	Q2a	Q2b	Q2C	Q3A	Q3b	Q3c	Q4a	Q4b	Q4c	Obj1	A1
Max	. Marks ==>	5			5			5			1	1	3	10	5
1	20X31A0501	4						5						9	5
2	20X31A0502	5			5									9	5
3	20X31A0503	5												7	5
4	20X31A0504	5			4									9	5
5	20X31A0506	5			2									8	5
6	20X31A0507	5												7	5
7	20X31A0508	5			5									8	5
8	20X31A0509	5			4									9	5
9	20X31A0510	4			4									9	5
10	20X31A0511	5												8	5
11	20X31A0512	5			4									9	5
12	20X31A0513	4			4									8	5
13	20X31A0514	5			4									9	5
14	20X31A0515	5			5									9	5
15	20X31A0516	5			4									9	5
16	20X31A0517	5			4									9	5
17	20X31A0518	5			4									9	5
18	20X31A0519	5			4									9	5
19	20X31A0520	4			4									8	5
20	20X31A0521	4			4									8	5
21	20X31A0522	5			4									9	5
22	20X31A0523	5			4									9	5
23	20X31A0524	5			4									8	5
24	20X31A0525	4			5									9	5
25	20X31A0526	5			4									9	5
26	20X31A0527	5			4									9	5
27	20X31A0528	5			3									9	5
28	20X31A0529	5			5									9	5
29	20X31A0530	5			4									8	5
30	20X31A0531	5			5									9	5
31	20X31A0532	3			4									9	5
32	20X31A0533	4			4									9	5
33	20X31A0534	4			5									9	5
34	20X31A0535	5			5									9	5
35	20X31A0536	5			4									8	5
36	20X31A0537	5			4									8	5
37	20X31A0538	5			5									9	5
38	20X31A0539	4			4									9	5
39	20X31A0540	4			4									8	5

40	20X31A0541	5		4					9	5
41	20X31A0542	4		4					9	5
42	20X31A0543	5		5					9	5
43	20X31A0544	5		5					9	5
44	20X31A0545	5		5					9	5
45	20X31A0546	4		4					8	5
46	20X31A0547	4		4					9	5
47	20X31A0548	4		4					9	5
48	20X31A0549	5		5					9	5
49	20X31A0550	5		4					8	5
50	20X31A0551	5		5					8	5
51	20X31A0552	4		4					9	5
52	20X31A0553	5		4					8	5
53	20X31A0554	4		4					8	5
54	20X31A0555	5		4					9	5
55	20X31A0556	4							8	5
56	20X31A0557	4		4					8	5
57	20X31A0558		А						AB	5
58	20X31A0559	5		2					9	5
59	20X31A0560	5		5					9	5
60	21X35A0501	5		5					7	5
61	21X35A0502	5		5					8	5
62	21X35A0503	5		5					9	5
63	21X35A0504	3		2					9	5
64										

Target set by the faculty / HoD	3.00	0.00	0.00	3.00	0.00	0.00	3.00	0.00	0.00	0.60	0.60	1.80	6.00	3.00
Number of students performed above	62	0	0	54	0	0	1	0	0	0	0	0	62	63
Number of students attempted	62	1	0	57	0	0	1	0	0	0	0	0	63	63
Percentage of students scored more than target	100%	0%		95%			100%						98%	100%

#### CO Mapping with Exam Questions:

CO - 1	Y		Y						Y	Y
CO - 2					Y	Y			Y	Y
CO - 3							Y		Y	Y
CO - 4										
CO - 5										
CO - 6										

#### CO Attainment based on Exam Questions:

CO - 1	100%		95%					98%	100%
CO - 2								98%	100%
CO - 3								98%	100%
CO - 4									
CO - 5									
CO - 6									

СО	Subj	obj	Asgn	Overall	Level
CO-1	97%	98%	100%	99%	
CO-2		98%	100%	99%	
CO-3		98%	100%	99%	
CO-4					
CO-5					
CO-6					

Attair	nment Level
1	40%
2	50%
3	60%

Attainment (Internal 1 Examination) = 3.00



Department of Computer Science and Engineering Course Outcome Attainment (Internal Examination-2)

Nam	e of the faculty	Dr.Sasi	kumar	·D					Acade	mic Y	ear:			2022-2	23
Bran	ch & Section:	CSE- A						Exami	ination	:			II Inter	mal	
Cour	se Name:	COMP	PILER	DESIG	GN			Year:	III	-				Semest	ter: II
S.N	HT No.	Q1a	Q1b	Q1c	Q2a	Q2b	Q2c	Q3a	Q3b	Q3c	Q4a	Q4b	Q4c	Obj4	A4
Max	. Marks ==>	2	3		2	3		5			5			10	5
1	20X31A0501				2	3		3						8	5
2	20X31A0502				2	3		5						8	5
3	20X31A0503										5			8	5
4	20X31A0504	2	3								5			7	5
5	20X31A0506	2			2	3								7	5
6	20X31A0507					3					4			7	5
7	20X31A0508					3					5			8	5
8	20X31A0509				2	3								8	5
9	20X31A0510				2	3					4			7	5
10	20X31A0511				2	2								7	5
11	20X31A0512					3					4			7	5
12	20X31A0513				2	3					3			8	5
13	20X31A0514					3		3						8	5
14	20X31A0515				2	3		5						7	5
15	20X31A0516				2	3					5			8	5
16	20X31A0517				2	2					5			8	5
17	20X31A0518				2	3					3			8	5
18	20X31A0519				2	2					3			7	5
19	20X31A0520				2	3					2			7	5
20	20X31A0521					3					4			7	5
21	20X31A0522				2	2		4						7	5
22	20X31A0523				2	3		5						7	5
23	20X31A0524				2	3					2			8	5
24	20X31A0525				2	3					4			8	5
25	20X31A0526	2	2								4			8	5
26	20X31A0527					2					3			7	5
27	20X31A0528				2	3					3			7	5
28	20X31A0529							4			5			7	5
29	20X31A0530				2	3					4			8	5
30	20X31A0531				2	3					5			8	5
31	20X31A0532					2					2			7	5
32	20X31A0533					3		3						7	5
33	20X31A0534				2	3					4			8	5
34	20X31A0535				2	3					4			9	5
35	20X31A0536							4			4			7	5
36	20X31A0537				2	3		4						7	5
37	20X31A0538				2	3					4			7	5
38	20X31A0539	2	2								5			7	5

39	20X31A0540					2				3			7	5
40	20X31A0541	2	3							4			7	5
41	20X31A0542					3				4			7	5
42	20X31A0543				2	2		4					8	5
43	20X31A0544				2	3		5					7	5
44	20X31A0545													5
45	20X31A0546													5
46	20X31A0547													5
47	20X31A0548													5
48	20X31A0549													5
49	20X31A0550													5
50	20X31A0551													5
51	20X31A0552													5
52	20X31A0553													5
53	20X31A0554													5
54	20X31A0555													5
55	20X31A0556													5
56	20X31A0557													5
57	20X31A0558													5
58	20X31A0559													5
59	20X31A0560													5
60	21X35A0501													5
61	21X35A0502		1	ĺ	Ì				Ì					5
62	21X35A0503		1	ĺ	Ì				Ì					5
63	21X35A0504		ĺ				l				l	l		5

Target set by the faculty/ HoD	1.20	1.80	0.00	1.20	1.80	0.00	3.00	0.00	0.00	3.00	0.00	0.00	6.00	3.00
Number of students performed above the target	6	5	0	37	50	0	18	0	0	39	0	0	61	63
Number of students attempted	6	5	0	37	50	0	18	0	0	44	0	0	63	63
Percentage of students scored more than target	100%	100%		100%	###		100%			89%			97%	100%

### CO Mapping with Exam Questions:

CO - 1										
CO - 2										
CO - 3										
CO - 4	Y								Y	Y
CO - 5			Y		Y				Y	Y
CO - 6							Y		Y	Y

% Students Scored												
>Target %	100%		1	00%		100%		100%			100%	100%
CO Attainment base	ed on Ex	am Que	estions:									
CO - 1												
CO - 2												
CO - 3												
CO - 4	100%										97%	100%
CO - 5			1	00%		100%					97%	100%
CO - 6								89%			97%	100%
	C1 *	.1.1			0	. 11	Laval		1	A 44 - *		
0	Subj	obj	A	sgn	Overa	all	Level			Attai	iment I	Level
CO-1										1	40	0%
CO-2										2	5	0%
CO-3										3	6	0%
CO-4	100%	97%	1	00%	99%	, D	 3.00		_			
CO-5	100%	97%	1	00%	99%	, D	3.00					

95%

3.00

CO-6 Attainment (Internal Examination-2) = 3.00

100%

89%

97%

Department of Computer Science and Engineering

## Course Outcome Attainment (University Examinations)

Name of the faculty : Dr.SasiKumar D			Academic	Year:	2022-23	
Branch	& Section:	CSE- A		Year / Sem	nester:	III/II
Course	Name:	<b>COMPILER DESIGN</b>				
S.No	<b>Roll Number</b>	Marks Secured		S.No	Roll Number	Marks Secured
1	20X31A0501	10		36	20X31A0537	32
2	20X31A0502	32		37	20X31A0538	26
3	20X31A0503	13		38	20X31A0539	43
4	20X31A0504	40		39	20X31A0540	19
5	20X31A0506	5		40	20X31A0541	26
6	20X31A0507	1		41	20X31A0542	43
7	20X31A0508	13		42	20X31A0543	41
8	20X31A0509	27		43	20X31A0544	37
9	20X31A0510	27		44	20X31A0545	48
10	20X31A0511	4		45	20X31A0546	13
11	20X31A0512	26		46	20X31A0547	26
12	20X31A0513	26		47	20X31A0548	12
13	20X31A0514	30		48	20X31A0549	41
14	20X31A0515	26		49	20X31A0550	43
15	20X31A0516	26		50	20X31A0551	43
16	20X31A0517	17		51	20X31A0552	10
17	20X31A0518	45		52	20X31A0553	32
18	20X31A0519	28		53	20X31A0554	26
19	20X31A0520	8		54	20X31A0555	48
20	20X31A0521	13		55	20X31A0556	7
21	20X31A0522	46		56	20X31A0557	13
22	20X31A0523	34		57	20X31A0558	1
23	20X31A0524	7		58	20X31A0559	1
24	20X31A0525	15		59	20X31A0560	42
25	20X31A0526	2		60	21X35A0501	44
26	20X31A0527	9		61	21X35A0502	28
27	20X31A0528	17		62	21X35A0503	49
28	20X31A0529	37		63	21X35A0504	27
29	20X31A0530	4				
30	20X31A0531	4				
31	20X31A0532	26	1			
32	20X31A0533	9	1			
33	20X31A0534	16	1			
34	20X31A0535	38	1			
35	20X31A0536	13	1			
Max Ma	arks	75	1			
Class A	verage mark		#DIV/0!		Attainment Level	% students
Number	of students per	formed above the target	0		1	40%
Number	of successful s	tudents	63		2	50%

Percentage of students scored more than target	0%
Attainment level	1

Department of Computer Science and Engineering Course Outcome Attainment

Name of the faculty Dr.SasiKumar D

Branch & Section: CSE-A

Course Name:COMPILER DESIGN Academic Year 2022-23 Examination: I Internal

Year: III Semester: II

Course Outcomes	1st Internal	2nd Internal	Internal	University	
Course Outcomes	Exam	Exam	Exam	Exam	Attainment Level
CO1	3.00		3.00	1.00	1.50
CO2	3.00		3.00	1.00	1.50
CO3	3.00		3.00	1.00	1.50
CO4		3.00	3.00	1.00	1.50
CO5		3.00	3.00	1.00	1.50
CO6		3.00	3.00	1.00	1.50
	Internal & Unive	ersity Attainment:	3.00	1.00	
		Weightage	25%	75%	
CO Attainment fo	r the course (Inter	0.75	0.75	]	
CO Attainment	for the course (Di	rect Method)		1.50	]

Overall course attainment level 1.50

Department of Computer Science and Engineering <u>Program Outcome Attainment (from Course)</u>

Name of Faculty:Dr.SasiKumar DAcademic Year:2022-23Branch & Section:CSE- AYear:III

Course Name: COMPILER DESIGN Semester: II

#### **CO-PO** mapping

PO/PSO/ CO	PO1	PO2	PO3	PO4	PO5	PO6	<b>PO7</b>	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
C322.1	3	-	-	-	-	-	-	-	-	-	3	-	3	1
C322.2	2	2	-	2	3	-	-	-	-	-	3	-	2	3
C322.3	2	2	-	2	3	-	-	-	-	-	2	-	2	2
C322.4	2	-	-	2	3	-	-	-	-	-	1	-	1	2
C322.5	-	3	-	1	2	-	-	-	-	-	-	-	2	3
C322.6	-	3	-	-	-	-	-	-	1	-	-	-	-	1
C322	2.25	2.5	-	1.7	2.75	-	-	-	1	-	2.25	-	2	2

со	Cours	se Outcome Attainment
		1.50
CO1		
		1.50
CO2		
		1.50
CO3		
		1.50
CO4		
		1.50
CO5		
CO6		1.50
Overall	course attainment level	1.50

#### **PO-ATTAINMENT**

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO1:	PO12
со												
Attainme nt	1.38	0.00	1.13	0.00	0.50	0.00	0.00	1.00	0.00	0.00	1.50	0.00

CO contribution to PO - 33%, 67%, 100% (Level 1/2/3)



Accredited by NAAC with A+ Grade, Recognized under 2(f) of UGC Act 1956 (Approved by AICTE, New Delhi and Affiliated to JNTUH, Hyderabad) Khalsa Ibrahimpatnam, Sheriguda (V), Ibrahimpatnam (M), Ranga Reddy Dist., Telangana – 501 510 Website: https://siiet.ac.in/

## ASSIGNMENTS AND REGISTER

## Assignment-1 Script Link:

https://drive.google.com/file/d/1C1rC5dflM0Qrsx67Pxrmi-AtpHex00Rh/view?usp=sharing

## Assignment-2 Script Link:

https://drive.google.com/file/d/1D9PQ6ABDcit1lzjBTW73QXpRX8Ra9EOa/view?usp=sharing

## Attendance Register Link:

https://drive.google.com/file/d/11C-v\_SiV6tPsy1foCxZOOyQH6u\_slFS5/view?usp=sharing